



# RIC74424

## Radiation hardened non-inverting dual output gate driver


### Features

- Dual independent gate drivers with common return
- Wide supply voltage operating range
- High drive current
- Low propagation delay
- Low quiescent current
- Schmitt trigger inputs with internal pull-down resistor
- Total ionizing dose (TID) hardness
  - Low dose rate (ELDRS) (<10 mrad(Si)/s) of 50 krad(Si)
  - High dose rate (50-300 rad(Si)/s) of 100 krad(Si)
- Single event effect (SEE) hardness
  - SEB, SEGR and SEL free up to 81.9 MeV·cm<sup>2</sup>/mg
  - SET characterized up to 81.9 MeV·cm<sup>2</sup>/mg
- ESD Rating: Class 3B per MIL-STD-883, Method 3015
- Electrical characteristics specified over full military temperature range

### Product summary

- $V_S = 5\text{ V to }20\text{ V}$
- $I_{\text{OUTA/B}} \text{ source/sink (typ)} = 3\text{ A} / -3\text{ A}$
- $t_{\text{on}} \text{ (typ)} = 110\text{ ns}$
- $t_{\text{off}} \text{ (typ)} = 90\text{ ns}$
- $T_J = -55^\circ\text{C to }125^\circ\text{C}$

### Package



Flatpack

### Potential applications

- Satellite Bus and Payload
- Power Conditioning Unit
- Power Distribution Unit
- DC-DC Converter
- Motor Drive

### Ordering information

**Table 1** Ordering information

Orderable part number	Package type	Device class	Total ionizing dose level	Temperature range (°C)
RIC74424HSCS	Flatpack	Level S <sup>1</sup>	100 krad(Si)	-55 to 125
RIC74424HSCB	Flatpack	Level B <sup>1</sup>	100 krad(Si)	-55 to 125
RIC74424H	Flatpack	COTS	100 krad(Si)	-55 to 125
RIC74424EVAL1	Evaluation Board			

<sup>1</sup> Per MIL-PRF-38535

# RIC74424


## Radiation hardened non-inverting dual output gate driver

### Description

### Description

RIC74424 is a high speed, dual channel low side gate driver intended for harsh radiation environments. It is specifically designed for high performance in demanding space environments, with electrical characteristics specified pre and post-irradiation over the entire military specification ambient temperature range of -55°C to 125°C and single event effects (SEE) characterized up to a linear energy transfer (LET) of 81.9 MeV·cm<sup>2</sup>/mg.

RIC74424 enables high performance from key parameters. The 3 A source/sink gate drive and low propagation delay of 110 ns/90 ns results in lower power loss by reducing turn on and off time. The wide bias voltage range of 5 V to 20 V and input logic compatible with most analog and digital controllers allow for direct operation in a variety of systems. Additionally, Schmitt trigger inputs with internal pull-down resistor allow for support of input signals with lower risetimes. The dual independent channels provide flexibility to support multiple topologies, such as push-pull or active clamp forward, along with driving synchronous rectifier such as a current doubler and motors with two windings.



**Figure 1 Typical application block diagram**


## Table of contents

## Table of contents

<b>Product summary</b> .....	<b>1</b>
<b>Features</b> .....	<b>1</b>
<b>Package</b> .....	<b>1</b>
<b>Potential applications</b> .....	<b>1</b>
<b>Ordering information</b> .....	<b>1</b>
<b>Description</b> .....	<b>2</b>
<b>Table of contents</b> .....	<b>3</b>
<b>1 Block diagram</b> .....	<b>4</b>
<b>2 Pin configuration and functionality</b> .....	<b>5</b>
2.1 Pin configuration .....	5
2.2 Pin functionality .....	5
<b>3 Electrical parameters</b> .....	<b>6</b>
3.1 Absolute maximum ratings .....	6
3.2 ESD ratings.....	6
3.3 Thermal characteristics .....	6
3.4 Recommended operating conditions.....	6
3.5 Static electrical characteristics.....	7
3.6 Dynamic electrical characteristics.....	8
<b>4 Timing diagrams</b> .....	<b>10</b>
<b>5 Typical characteristics</b> .....	<b>11</b>
<b>6 Application information and additional details</b> .....	<b>14</b>
6.1 Radiation performance .....	14
6.1.1 Total ionizing dose (TID) .....	14
6.1.2 Single event effects (SEE).....	14
6.2 Bias power .....	14
6.2.1 VS bypass capacitance.....	14
6.3 Input.....	15
6.4 Output.....	15
6.4.1 Drive voltage.....	15
6.4.2 External gate drive resistor .....	15
6.4.2.1 EMI .....	15
6.4.2.2 Gate voltage ringing.....	15
6.4.2.3 Power loss .....	16
6.4.2.4 Separate turn on and off resistance .....	16
6.4.3 Parallel output.....	17
6.5 PCB layout recommendations .....	17
<b>7 Package details</b> .....	<b>19</b>
7.1 Flatpack .....	19
<b>Revision history</b> .....	<b>20</b>
<b>Disclaimer</b> .....	<b>21</b>

**Block diagram**


**1 Block diagram**



**Figure 2 Block diagram**

## 2 Pin configuration and functionality

### 2.1 Pin configuration



**Figure 3 RIC74424 pin assignments (top view)**

### 2.2 Pin functionality

**Table 2 Pin functionality**

Pin	Symbol	Description
1, 8	NC	No Connection. This may be connected to GND or left floating
2	IN A	Logic input for gate driver A
3	GND	Ground return
4	IN B	Logic input for gate driver B
5	OUT B	Output for driver B
6	VS	Supply voltage
7	OUT A	Output for driver A
Lid		No Connection. This may be connected to GND or left floating

## Electrical parameters

### 3 Electrical parameters

#### 3.1 Absolute maximum ratings

Absolute maximum ratings indicate limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to GND unless otherwise stated in the table.

**Table 3 Absolute maximum ratings**

Symbol	Definition	Min	Max	Units
$V_S$	Supply voltage	-0.3	20	V
$V_{IN}$	Input voltage	-0.3	$V_S + 0.3$	V
$T_J$	Operating junction temperature	-55	150	°C
$T_S$	Storage temperature	-55	150	°C
$T_L$	Lead temp (soldering, 10s, 0.063in (1.6mm) from case)		300	°C

#### 3.2 ESD ratings

**Table 4 ESD ratings**

Symbol	Definition	Value	Units
$V_{ESD}$	ESD Human Body Model (HBM), Class 3B per MIL-STD-883, Method 3015	8.75	kV

#### 3.3 Thermal characteristics

All ratings are measured under board mounted and still air conditions.

**Table 5 Thermal Characteristics**

Symbol	Definition	Min	Max	Units
$R_{\theta JL}$	Thermal resistance, junction to lead, with 1 driver on		400	°C/W
$R_{\theta JL}$	Thermal resistance, junction to lead, with 2 drivers on		800	°C/W
$R_{\theta JC}$	Thermal resistance, junction to case, with 1 driver on		11.7	°C/W
$R_{\theta JC}$	Thermal resistance junction to case, with 2 drivers on		17.1	°C/W

#### 3.4 Recommended operating conditions

For proper operation the device should be used within the recommended operating conditions. All voltage parameters are absolute voltages referenced to GND unless otherwise stated.

**Table 6 Recommended operating conditions**

Symbol	Definition	Min	Max	Units
$V_S$	Supply voltage	5	20	V
$V_{IN}$	Input voltage	0	$V_S$	V
$T_J$	Junction temperature	-55	125	°C

**Radiation hardened non-inverting dual output gate driver**

**Electrical parameters**

**3.5 Static electrical characteristics**

$V_S = 5\text{ V to }20\text{ V}$  and  $T_A = T_J = -55\text{ to }125^\circ\text{C}$  unless otherwise specified. All voltage parameters are absolute voltages referenced to GND and all parameter ratings are per single driver unless otherwise stated. **Parameter ratings that are stated post-irradiation apply over a total ionizing dose (TID) of 100 krad(Si) with exposure at a high dose rate (HDR) of 50-300 rad(Si)/s.**

**Table 7 Static electrical characteristics**

Symbol	Definition	Group A Subgroup <sup>1</sup>	Min	Typ	Max	Units	Test Conditions
<b>Bias Power</b>							
$V_{STH}$	VS enable threshold	1	3		5	V	$T_J=25^\circ\text{C}$ , <b>Post-irradiation</b>
		2, 3	3		5	V	
$V_{SHY}$	VS enable hysteresis	1, 2, 3		150		mV	
$I_{QS}$	VS quiescent current	1			400	$\mu\text{A}$	$V_S=5\text{ V}$ , $V_{IN}=0\text{ V or }5\text{ V}$ , $T_J=25^\circ\text{C}$ , <b>Post-irradiation</b>
		2, 3			400	$\mu\text{A}$	$V_S=5\text{ V}$ , $V_{IN}=0\text{ V or }5\text{ V}$
		1			900	$\mu\text{A}$	$V_S=15\text{ V}$ , $V_{IN}=0\text{ V or }15\text{ V}$ , $T_J=25^\circ\text{C}$ , <b>Post-irradiation</b>
		2, 3			900	$\mu\text{A}$	$V_S=15\text{ V}$ , $V_{IN}=0\text{ V or }15\text{ V}$
		1, 2, 3			900	$\mu\text{A}$	$V_S=20\text{ V}$ , $V_{IN}=0\text{ V or }20\text{ V}$
<b>Input</b>							
$V_{IH}$	Logic "1" input voltage	1	3.0			V	$V_S=15\text{ V}$ , $T_J=25^\circ\text{C}$ , <b>Post-irradiation</b>
		1	3.0			V	$V_S=15\text{ V or }20\text{ V}$ , $T_J=25^\circ\text{C}$
		2	3.5			V	$V_S=15\text{ V or }20\text{ V}$ , $T_A=125^\circ\text{C}$
		3	2.9			V	$V_S=15\text{ V or }20\text{ V}$ , $T_A=-55^\circ\text{C}$
$V_{IL}$	Logic "0" input voltage	1			0.4	V	$V_S=15\text{ V}$ , $T_J=25^\circ\text{C}$ , <b>Post-irradiation</b>
		1			0.4	V	$V_S=15\text{ V or }20\text{ V}$ , $T_J=25^\circ\text{C}$
		2, 3			0.4	V	$V_S=15\text{ V or }20\text{ V}$
$I_{INH}$	Logic "1" input current	1			10	$\mu\text{A}$	$V_S=5\text{ V or }15\text{ V}$ , $V_{IN}=5\text{ V}$ , $T_J=25^\circ\text{C}$ , <b>Post-irradiation</b>
		2, 3			11	$\mu\text{A}$	$V_S=5\text{ V}$ , $15\text{ V or }20\text{ V}$ , $V_{IN}=5\text{ V}$
$I_{INL}$	Logic "0" input current	1			5	$\mu\text{A}$	$V_S=5\text{ V or }15\text{ V}$ , $V_{IN}=0\text{ V}$ , $T_J=25^\circ\text{C}$ , <b>Post-irradiation</b>

**Radiation hardened non-inverting dual output gate driver**

**Electrical parameters**

Symbol	Definition	Group A Subgroup <sup>1</sup>	Min	Typ	Max	Units	Test Conditions
I <sub>INL</sub>	Logic “0” input current	2, 3			5	μA	V <sub>S</sub> =5 V, 15 V or 20 V, V <sub>IN</sub> =0 V

**Output**

V <sub>OH</sub>	Logic “1” output voltage (V <sub>VS</sub> -V <sub>OUT A/B</sub> )	1			1.3	V	V <sub>S</sub> =15 V, V <sub>IN</sub> =5 V, I <sub>OUT A/B</sub> =0 mA, T <sub>J</sub> =25°C, <b>Post-irradiation</b>
		1, 2, 3			1.3	V	V <sub>S</sub> =15 V, V <sub>IN</sub> =5 V, I <sub>OUT A/B</sub> =0 mA
					2.175	V	V <sub>S</sub> =15 V, V <sub>IN</sub> =5 V, I <sub>OUT A/B</sub> =2 mA
					2.975	V	V <sub>S</sub> =15 V, V <sub>IN</sub> =5 V, I <sub>OUT A/B</sub> =20 mA
V <sub>OL</sub>	Logic “0” output voltage (V <sub>OUT A/B</sub> )	1			0.1	V	V <sub>S</sub> =15 V, V <sub>IN</sub> =0 V, I <sub>OUT A/B</sub> =0 mA, T <sub>J</sub> =25°C, <b>Post-irradiation</b>
		1, 2, 3			0.1	V	V <sub>S</sub> =15 V, V <sub>IN</sub> =0 V, I <sub>OUT A/B</sub> =0 mA
					0.1	V	V <sub>S</sub> =15 V, V <sub>IN</sub> =0 V, I <sub>OUT A/B</sub> =2 mA
					0.14	V	V <sub>S</sub> =15 V, V <sub>IN</sub> =0 V, I <sub>OUT A/B</sub> =20 mA
I <sub>o+</sub>	Output high short circuit pulsed current <sup>2</sup>	1, 2, 3		2.0		A	V <sub>S</sub> =10 V, PW ≤ 10 μs
		1, 2, 3		3.5		A	V <sub>S</sub> =15 V, PW ≤ 10 μs
		1, 2, 3		4.5		A	V <sub>S</sub> =18 V, PW ≤ 10 μs
I <sub>o-</sub>	Output low short circuit pulsed current <sup>2</sup>	1, 2, 3		2.0		A	V <sub>S</sub> =10 V, PW ≤ 10 μs
		1, 2, 3		3.5		A	V <sub>S</sub> =15 V, PW ≤ 10 μs
		1, 2, 3		4.5		A	V <sub>S</sub> =18 V, PW ≤ 10 μs

<sup>1</sup> Per MIL-STD-883 Method 5005

<sup>2</sup> Parameter not subject to production test. Parameter guaranteed by design and characterization.

**3.6 Dynamic electrical characteristics**

V<sub>S</sub> = 5 V to 20 V, T<sub>A</sub> = T<sub>J</sub> = -55 to 125°C and C<sub>L</sub> = 1 nF unless otherwise stated. Refer to Figure 4 for switching time definition and Figure 5 for test schematic. **Parameter ratings that are stated post-irradiation apply over a total ionizing dose (TID) of 100 krad(Si) with exposure at a high dose rate (HDR) of 50-300 rad(Si)/s.**

**Table 8 Dynamic electrical characteristics**

Symbol	Definition	Group A Subgroup <sup>1</sup>	Min	Typ	Max	Units	Test Conditions
t <sub>r</sub>	Rise time	9, 11		50	60	ns	V <sub>S</sub> =5 V, T <sub>A</sub> =-55 to 25°C
		10			125	ns	V <sub>S</sub> =5 V, T <sub>A</sub> =125°C
		9, 10, 11		25	40	ns	V <sub>S</sub> =12 V
		9, 10, 11		20	40	ns	V <sub>S</sub> =15 V

**Radiation hardened non-inverting dual output gate driver**

**Electrical parameters**

Symbol	Definition	Group A Subgroup <sup>1</sup>	Min	Typ	Max	Units	Test Conditions
t <sub>f</sub>	Fall time	9, 10, 11		25	40	ns	V <sub>S</sub> =5 V
		9, 10, 11		15	30	ns	V <sub>S</sub> =12 V
		9, 10, 11		15	25	ns	V <sub>S</sub> =15 V
t <sub>on</sub>	Turn-on propagation delay	9, 11		230	320	ns	V <sub>S</sub> =5 V, T <sub>A</sub> =-55 to 25°C
		10			410	ns	V <sub>S</sub> =5 V, T <sub>A</sub> =125°C
		9, 11		110	170	ns	V <sub>S</sub> =12 V, T <sub>A</sub> =-55 to 25°C
		10			210	ns	V <sub>S</sub> =12 V, T <sub>A</sub> =125°C
		9, 11		100	160	ns	V <sub>S</sub> =15 V, T <sub>A</sub> =-55 to 25°C
		10			190		V <sub>S</sub> =15 V, T <sub>A</sub> =125°C
t <sub>off</sub>	Turn-off propagation delay	9, 11		170	290	ns	V <sub>S</sub> =5 V, T <sub>A</sub> =-55 to 25°C
		10			420	ns	V <sub>S</sub> =5 V, T <sub>A</sub> =125°C
		9, 10, 11		90	180	ns	V <sub>S</sub> =12 V
		9, 11		85	160	ns	V <sub>S</sub> =15 V, T <sub>A</sub> =-55 to 25°C
		10			170		V <sub>S</sub> =15 V, T <sub>A</sub> =125°C

<sup>1</sup> Per MIL-STD-883 Method 5005

## 4 Timing diagrams




Figure 4 Propagation delay, rise and fall time definition




Figure 5 Dynamic electrical characteristics circuit

## 5 Typical characteristics




Figure 6 V<sub>STH</sub> and V<sub>SHY</sub> over temperature




Figure 7 I<sub>QS</sub> over temperature and frequency





Figure 8 V<sub>IH</sub> and V<sub>IL</sub> over temperature


**RIC74424**

**Radiation hardened non-inverting dual output gate driver**


**Typical characteristics**



**Figure 9**  $I_{INH}$  and  $I_{INL}$  over temperature



**Figure 10**  $V_{OH}$  and  $V_{OL}$  over temperature




**Figure 11**  $t_f$  and  $t_r$  over temperature

**RIC74424**

**Radiation hardened non-inverting dual output gate driver**

**Typical characteristics**



**Figure 12**  $t_{on}$  and  $t_{off}$  over temperature

## 6 Application information and additional details

RIC74424 is an independent two channel low side gate driver. The independent logic allows for use in single ended topologies, such as boost or flyback, or dual ended low side referenced topologies such as a push-pull and active clamp forward. It may also be used to drive synchronous rectifiers, such as a current doubler. The high speed and large drive strength facilitates high efficient driving of power FET, such as the [R9 MOSFET](#) and [rad hard powerMOS](#). Performance is shown with the evaluation board [RIC74424EVAL1](#).

### 6.1 Radiation performance

RIC74424 is designed to work in space and other applications where there is significant ionizing radiation and energetic particles in the environment that can affect microcircuit performance. RIC74424 is characterized for operation up to a total ionizing dose (TID) of 100 krad, with electrical parameters including limits post-irradiation. It is also characterized for single event effects (SEE) up to 81.9 MeV·cm<sup>2</sup>/mg.

The packaged version of RIC74424 has several NC pins and metal lid. All of these metal points are isolated from one another and are electrically floating. Typically, in space and other irradiation environments, it is desired for all conductors to be connected to known potentials, since floating metal can build up charge and lead to undesired effects. To satisfy this requirement all the NC pins and metal lid can be connected to GND. It is recommended to ensure that any connection made does not violate any creepage or clearance spacing requirement.

#### 6.1.1 Total ionizing dose (TID)

RIC74424 is tested over TID to verify robustness to ionizing protons and electrons radiation environments, such as space. The radiation hardness assurance (RHA) program at IR HiRel uses a Cobalt-60 (60 Co) source. Every wafer is tested per MIL-STD-883, Method 1019, test condition A “Ionizing Radiation (Total Dose) Test Procedure.” Both pre- and post-irradiation performance are tested to the limits specified in the electrical characteristics. For details on TID hardness refer to the [RIC74424 TID test report](#).

#### 6.1.2 Single event effects (SEE)

RIC74424 has been characterized in heavy ion environment for SEE. RIC74424 is single event burnout (SEB), single event gate rupture (SEGR) and single event latchup (SEL) free over the entire recommended VS operating range of 5 V to 20 V up to a linear energy transfer (LET) of 81.9 MeV·cm<sup>2</sup>/mg. Single event transients (SET) from heavy ions are characterized up to an LET of 81.9 MeV·cm<sup>2</sup>/mg. For details on SEE performance refer to the [RIC74424 SEE test report](#).

### 6.2 Bias power

RIC74424 features undervoltage lock out to prevent operation when the bias voltage is too low. To start operation, the bias voltage  $V_S$  must exceed the enable threshold  $V_{STH}$ . It includes hysteresis, so once on RIC74424 will operate until the bias voltage drops by  $V_{SHY}$  from  $V_{STH}$ . For proper operation it is recommended to maintain  $V_S$  within the recommended range of 5 V to 20 V. RIC74424 also features low quiescent current  $I_{QS}$ , which helps improve system efficiency.

#### 6.2.1 VS bypass capacitance

An external bypass capacitor from VS to GND is highly recommended. For typical designs this capacitor acts to decouple any inductance in series with the power supply source for VS. Without it there could be voltage fluctuations on  $V_S$  which can interfere or interrupt operation.

## RIC74424

### Radiation hardened non-inverting dual output gate driver

#### Application information and additional details

A surface mount ceramic capacitor is recommended due to the low equivalent series resistance (ESR). To help minimize parasitic inductance from PCB trace and layout, it's recommended to place the capacitor as close to VS and GND pin as possible.

### 6.3 Input

RIC74424 has two independent inputs which control their corresponding outputs, where IN A drives OUT A and IN B drives OUT B. Both inputs support 5 V and higher CMOS logic and have low current consumption, which allows support for many common analog and digital controllers.

Both inputs feature Schmitt triggers on the input, which provides hysteresis to enhance noise immunity. This helps insure that an input signal with low rise time and noise will result in a clean, desired output. They also have internal pull-down resistors, which help insure that the output voltage is low during initial startup or any instance where the input signal is high impedance.

While not required, in high electrical noise environments it may be desired to have a low pass RC filter as close to the input pins IN A and IN B to insure proper operation. If a filter is used, it is recommended the cutoff frequency is sufficiently high enough to prevent significant phase delay from impacting overall performance. It is also recommended to keep the filter as close as possible to the IN A and IN B pins as possible.

### 6.4 Output

Each output of RIC74424 is a high speed driver. The output drive in RIC74424 are two n-channel MOSFETs in a totem pole configuration. This reduces the turn on delay, which in turn lowers switching losses of the power MOSFET that it is driving.

#### 6.4.1 Drive voltage

The drive voltage level is dependent on the supply voltage  $V_S$ , where the drive voltage  $V_{OUT\ A/B}$  is  $V_S$  minus the voltage drop in the internal high side NMOS transistor  $V_{OH}$ . Please note that  $V_{OH}$  varies over output drive current, details of which are specified in the electrical parameters.

$$V_{OUT\ A/B} = V_S - V_{OH}$$

#### 6.4.2 External gate drive resistor

While not always required, an external gate drive resistor is often times used to reduce generated EMI, reduce voltage ringing on the power FET gate and lower temperature rise in RIC74424. This resistance has an undesired side effect of increasing switching loss in the power FET, so it's important to determine the best value for this resistance to optimize tradeoffs.

##### 6.4.2.1 EMI

An external resistor slows down the time it takes to turn on and off the power FET, which in turn reduces the high voltage slew rate seen on the drain of the power FET. This reduction in slew rate lowers the voltage overshoot and ringing often times seen in switched mode power supplies, which is a major source of EMI. The exact resistance depends on the specifics of the design, since EMI filtering is a system level challenge that can be resolved thru a combination of many different techniques. For more information on EMI filter design please refer to the application note [EMC and System-ESD Design Guidelines for Board Layout](#).

##### 6.4.2.2 Gate voltage ringing

Parasitic inductance from PCB trace and package leads, among others, create a LC resonant tank with the capacitance at the gate of the power FET. This resonant tank causes voltage overshoot and ringing during normal PWM operation. To prevent this ringing from reducing performance or damaging components, a gate

## RIC74424

### Radiation hardened non-inverting dual output gate driver

#### Application information and additional details

drive resistor is often times used to dampen the LC resonant tank. For some designs the internal resistance in RIC74424 is sufficient, but for others an additional external resistor is needed for proper dampening. For more information on how to select a gate drive resistor for dampening refer to the application note [CoolMOS™ gate drive and switching dynamics](#).

#### 6.4.2.3 Power loss

During normal operation, the power FET's repeated charging and discharging of the total gate charge causes losses in RIC74424. If no external resistor is used, these losses are all in RIC74424 and the corresponding temperature rise can limit the operating range. An external resistor dissipates some of these losses, which in turn reduces the temperature rise in RIC74424 and extends the effective ambient temperature range. The total loss in RIC74424 can be calculated with the equations below.

$$P_{on\_int} = \frac{1}{2} \times Q_g \times V_{OUT\ A/B} \times f_{SW} \times \frac{R_{on\_int}}{R_{on\_int} + R_{on\_ext}}$$

$$P_{off\_int} = \frac{1}{2} \times Q_g \times V_{OUT\ A/B} \times f_{SW} \times \frac{R_{off\_int}}{R_{off\_int} + R_{off\_ext}}$$

Where

- $Q_g$  is the total gate charge, which is specified in the FET datasheet
- $V_{OUT\ A/B}$  is the output drive voltage, which can be calculated using the equation in section 6.4.1
- $f_{sw}$  is the switching frequency, which is selected during the design process
- $R_{on\_int}$  is the internal source resistance of RIC74424, which is typically 3.5  $\Omega$  when  $V_S=5\text{ V}$ , 2.1  $\Omega$  when  $V_S=15\text{ V}$  and 2  $\Omega$  when  $V_S=20\text{ V}$
- $R_{on\_ext}$  is the external turn on resistance, which is selected during the design process
- $R_{off\_int}$  is the internal turn off resistance of RIC74424, which is typically 3.5  $\Omega$  when  $V_S=5\text{ V}$ , 2.1  $\Omega$  when  $V_S=15\text{ V}$  and 2  $\Omega$  when  $V_S=20\text{ V}$
- $R_{off\_ext}$  is the external turn off resistance, which is selected during the design process


Likewise, the power loss for each external resistor can be calculated by modifying these equations slightly, as shown below.

$$P_{on\_ext} = \frac{1}{2} \times Q_{gtot} \times V_{OUT\ A/B} \times f_p \times \frac{R_{on\_ext}}{R_{on\_int} + R_{on\_ext}}$$

$$P_{off\_ext} = \frac{1}{2} \times Q_{gtot} \times V_{OUT\ A/B} \times f_p \times \frac{R_{off\_ext}}{R_{off\_int} + R_{off\_ext}}$$

#### 6.4.2.4 Separate turn on and off resistance

Often times it is determined and desired to have a separate external resistor for turn on and turn off. This can be achieved by using a fast diode in series with a resistor in parallel with another resistor, as shown in Figure 13.



**Figure 13** External gate drive resistor with separate turn on and off speed

## RIC74424

### Radiation hardened non-inverting dual output gate driver

#### Application information and additional details

The corresponding external turn on  $R_{on\_ext}$  and turn off  $R_{off\_ext}$  resistance can be calculated with the following equations


$$R_{on\_ext} = R_1$$

$$R_{off\_ext} = R_1 || R_2 = \frac{R_1 \times R_2}{R_1 + R_2}$$

For the diode selection, it is recommended to select a blocking voltage that is high enough to support  $V_{OUT\ A/B}$  plus any voltage overshoot. For high frequency operation a Schottky diode is recommended to reduce losses.

#### 6.4.3 Parallel output

For higher current output to drive larger power transistors, the two channels of RIC74424 can be combined to create a single channel low side driver with twice the drive strength. This is done by connecting IN A and IN B, as well as OUT A and OUT B together, as shown in Figure 14. It is recommended to keep the PCB connection between IN A and IN B, along with OUT A and OUT B as short as possible to minimize undesired effects from PCB parasitic components.



**Figure 14** Parallel output

#### 6.5 PCB layout recommendations

To achieve high performance a good PCB layout is required. A poor layout can introduce parasitic inductance and capacitance, which couple electrical noise that interferes with operation. Below are some recommendations to reduce these undesired impacts, and Figure 15 shows a recommended layout.


- Input RC filter: place as close to IN A/B and GND as possible
- VS bypass capacitor: place as close to RIC74424 as possible with short trace length for both VS and GND
- Power FET source kelvin connection: have an independent trace from GND to the source pin (or as close to the source pin as possible)
- Isolate ground loops: keep separate ground for logic and power, with single connection point close to GND

Isolate noise: keep sensitive logic signals (such as IN A/B) far away from the drain voltage of the FET and other high electrical noise sources

# RIC74424

## Radiation hardened non-inverting dual output gate driver

### Application information and additional details



**Figure 15 Recommended PCB layout**

## 7 Package details

### 7.1 Flatpack

For latest package outline drawing please refer to [8-Lead Flatpack package outline](#).




Figure 16 8-Lead Flatpack package outline

**Revision history**

**Revision history**

<b>Document revision</b>	<b>Date</b>	<b>Description of changes</b>
	12/20/2018	Datasheet (PD-97901)
Rev A	09/22/2022	Updated based on ECN-1120_09211

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners. © 2022-09-22

**Edition 2022-09-22**

### Published by

**International Rectifier HiRel Products, Inc.**

**An Infineon Technologies company**

**El Segundo, California 2022**

**2022 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

### Document reference

**PD-97901A**

### Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., or Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.