

ADS127L1x 512kSPS、四通道和八通道同步采样 24 位 ADC

1 特性

- 同时测量四个或八个通道
- 多种速度和功耗模式可供选择：
 - 最大速度模式：512kSPS
 - 91mW (ADS127L14)
 - 173mW (ADS127L18)
 - 高速模式：400kSPS
 - 73mW (ADS127L14)
 - 138mW (ADS127L18)
 - 中速模式：200kSPS
 - 42mW (ADS127L14)
 - 75mW (ADS127L18)
 - 低速模式：50kSPS
 - 17mW (ADS127L14)
 - 25mW (ADS127L18)
- 出色的交流性能与直流精度：
 - 256kSPS 时的动态范围：111.5dB (典型值)
 - THD：-125dB (典型值)
 - INL：FS 为 0.4ppm (典型值)
 - 温漂：50nV/°C (典型值)
 - 增益漂移：0.6ppm/°C (典型值)
- 宽带或低延迟滤波器模式
- 低延迟滤波器模式下高达 1.365MSPS
- 预充电缓冲信号输入
- 可通过引脚或 SPI 进行编程
- 独立的高速数据端口
- 内部或外部时钟运行
- 模拟电源电压：2.85V 至 5.5V
- 封装：56 引脚 7mm x 7mm VQFN

2 应用

- 测试和测量：
 - 数据采集 (DAQ)
 - 冲击和振动仪器
 - 声音和动态应变计
- 工厂自动化和控制：
 - 状态监控
- 航空航天和国防：
 - 声纳
- 医疗：
 - 脑电图 (EEG)
- 电网基础设施：
 - 电能质量分析仪

3 说明



ADS127L14 (四通道) 和 ADS127L18 (八通道) 都是基于单通道 [ADS127L11](#) 的 24 位 Δ - Σ 模数转换器 (ADC)。这些器件能够以高达 512kSPS (宽带滤波器模式) 和 1365kSPS (低延迟滤波器模式) 的数据速率同时对四个或八个通道进行采样。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
ADS127L1x	RSH (VQFN, 56)	7mm × 7mm

(1) 如需更多信息，请参阅 [机械、封装和可订购信息](#)。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



功能方框图



每个输入通道上的预充电缓冲器可减少采样干扰，从而简化驱动器设计。低漂移调制器可实现出色的直流精度、低带内噪声和高线性度，从而提供出色的交流性能。多个运行模式可供选择，可实现速度、分辨率和功率的优化。

宽带和低延迟滤波器可在一个器件中优化交流信号性能或直流信号的数据吞吐量。可编程 OSR 可优化带内噪声与信号带宽的平衡。线性相位宽带滤波器可提供奈奎斯特频率的 80% 作为可用带宽，并且通带纹波为 $\pm 0.0004\text{dB}$ 。低延迟滤波器能以 $4.27\mu\text{s}$ 的延迟提供 18.2 位有效分辨率。

ADS127L1x 既可通过引脚连接进行编程，无需使用配置软件，也可通过专用 SPI 端口进行编程。具有 CRC 验证功能的独立帧同步数据端口提供转换数据。时分多路复用 (TDM) 模式会对通道数据进行串行化处理，以减少 DOUT 引脚。

交叉通道均值计算模式会从原始通道数据生成高分辨率数据。

7mm × 7mm VQFN 封装专为空间有限的应用而设计。ADS127L1x 的额定工作温度范围为 -40°C 至 $+125^{\circ}\text{C}$ 。

Table of Contents

1 特性	1	6.12 SFDR Measurement.....	23
2 应用	1	6.13 Noise Performance.....	23
3 说明	1	7 Detailed Description	28
4 Pin Configuration and Functions	4	7.1 Overview.....	28
5 Specifications	7	7.2 Functional Block Diagram.....	29
5.1 Absolute Maximum Ratings.....	7	7.3 Feature Description.....	29
5.2 ESD Ratings.....	7	7.4 Device Functional Modes.....	47
5.3 Recommended Operating Conditions.....	7	7.5 Programming.....	60
5.4 Thermal Information.....	8	8 Register Map	66
5.5 Electrical Characteristics.....	9	9 Application and Implementation	81
5.6 Timing Requirements.....	16	9.1 Application Information.....	81
5.7 Switching Characteristics.....	17	9.2 Typical Application.....	82
5.8 Timing Diagrams.....	17	9.3 Power Supply Recommendations.....	85
6 Parameter Measurement Information	20	9.4 Layout.....	85
6.1 Offset Error Measurement.....	20	10 Device and Documentation Support	87
6.2 Offset Drift Measurement.....	20	10.1 Documentation Support.....	87
6.3 Gain Error Measurement.....	20	10.2 接收文档更新通知.....	87
6.4 Gain Drift Measurement.....	20	10.3 支持资源.....	87
6.5 NMRR Measurement.....	20	10.4 Trademarks.....	87
6.6 CMRR Measurement.....	21	10.5 静电放电警告.....	87
6.7 PSRR Measurement.....	21	10.6 术语表.....	87
6.8 SNR Measurement.....	22	11 Revision History	88
6.9 INL Error Measurement.....	22	12 Mechanical, Packaging, and Orderable Information	88
6.10 THD Measurement.....	22	12.1 Mechanical Data.....	89
6.11 IMD Measurement.....	23		

4 Pin Configuration and Functions




图 4-1. ADS127L14 RSH Package, 56-Pin VQFN (Top View)




图 4-2. ADS127L18 RSH Package, 56-Pin VQFN (Top View)

表 4-1. Pin Functions

NAME	PIN		TYPE ¹	DESCRIPTION
	ADS127L14	ADS127L18		
AINN0	44	44	I	Channel 0 negative analog input. See the Analog Inputs section for details.
AINN1	42	42	I	Channel 1 negative analog input. See the Analog Inputs section for details.
AINN2	40	40	I	Channel 2 negative analog input. See the Analog Inputs section for details.
AINN3	38	38	I	Channel 3 negative analog input. See the Analog Inputs section for details.
AINN4	--	36	I	Channel 4 negative analog input. See the Analog Inputs section for details.
AINN5	--	34	I	Channel 5 negative analog input. See the Analog Inputs section for details.
AINN6	--	32	I	Channel 6 negative analog input. See the Analog Inputs section for details.
AINN7	--	30	I	Channel 7 negative analog input. See the Analog Inputs section for details.
AINP0	43	43	I	Channel 0 positive analog input. See the Analog Inputs section for details.
AINP1	41	41	I	Channel 1 positive analog input. See the Analog Inputs section for details.
AINP2	39	39	I	Channel 2 positive analog input. See the Analog Inputs section for details.
AINP3	37	37	I	Channel 3 positive analog input. See the Analog Inputs section for details.
AINP4	--	35	I	Channel 4 positive analog input. See the Analog Inputs section for details.
AINP5	--	33	I	Channel 5 positive analog input. See the Analog Inputs section for details.
AINP6	--	31	I	Channel 6 positive analog input. See the Analog Inputs section for details.
AINP7	--	29	I	Channel 7 positive analog input. See the Analog Inputs section for details.

表 4-1. Pin Functions (续)

NAME	PIN		TYPE ¹	DESCRIPTION
	ADS127L14	ADS127L18		
AVDD1	23, 24	23, 24	P	Positive analog supply 1. See the Power Supplies section for details.
AVDD2	25	25	P	Positive analog supply 2. See the Power Supplies section for details.
AVSS	22, 28, 29, 30, 31, 32, 33, 34, 35, 36, 45, 51	22, 28, 45, 51	P	Negative analog supply. See the Power Supplies section for details.
CAPA	26, 27	26, 27	P	Analog voltage regulator output bypass. See the CAPA and CAPD section for details.
CAPD	20	20	P	Digital voltage regulator output bypass. See the CAPA and CAPD section for details.
CLKIN	16	16	I	Clock input. See the Clock Operation section for details.
CS/SPEED	55	55	I	SPI mode: Active-low chip select. See the SPI Programming section for details. Hardware mode (tri-state input): Speed range select. See the Hardware Programming section for details.
DCLK	14	14	O	Frame-sync bit clock output. See the Frame-Sync Data Port section for details.
DGND	17, 21	17, 21	GND	Digital ground.
DIN0/GPIO7	13	--	I/O	Daisy-chain data input 0. See the Frame-Sync Data Port section for details. General-purpose input-output 7. See the GPIO section for details.
DIN1/GPIO6	12	--	I/O	Daisy-chain data input 1. See the Frame-Sync Data Port section for details. General-purpose input-output 6. See the GPIO section for details.
DOUT0	6	6	O	Data output 0. See the Frame-Sync Data Port section for details.
DOUT1	7	7	O	Data output 1. See the Frame-Sync Data Port section for details.
DOUT2/GPIO2	8	8	I/O	Data output 2. See the Frame-Sync Data Port section for details. General-purpose input-output 2. See the GPIO section for details.
DOUT3/GPIO3	9	9	I/O	Data output 3. See the Frame-Sync Data Port section for details. General-purpose input-output 3. See the GPIO section for details.
DOUT4/DIN3/GPIO4	--	10	I/O	Data output 4 and daisy-chain data input 3. See the Frame-Sync Data Port section for details. General-purpose input-output 4. See the GPIO section for details.
DOUT5/DIN2/GPIO5	--	11	I/O	Data output 5 and daisy-chain data input 2. See the Frame-Sync Data Port section for details. General-purpose input-output 5. See the GPIO section for details.
DOUT6/DIN1/GPIO6	--	12	I/O	Data output 6 and daisy-chain data input 1. See the Frame-Sync Data Port section for details. General-purpose input-output 6. See the GPIO section for details.
DOUT7/DIN0/GPIO7	--	13	I/O	Data output 7 and daisy-chain data input 0. See the Frame-Sync Data Port section for details. General-purpose input-output 7. See the GPIO section for details.
ERROR	5	5	O	Open-drain output error signal. See the ERROR Pin and ERR_FLAG Bit section for details.
FSYNC	15	15	O	Frame-sync word clock output. See the Frame-Sync Data Port section for details.
GPIO0/TDM	3	3	I/O	General purpose input-output 0. See the GPIO section for details. Hardware mode (tri-state input): TDM ratio select. See the Hardware Programming section for details.
GPIO1/HDR	4	4	I/O	General purpose input-output 1. See the GPIO section for details. Hardware mode (tri-state input): Data header select. See the Hardware Programming section for details.
GPIO4	10	--	I/O	General-purpose input-output 4. See the GPIO section for details.
GPIO5	11	--	I/O	General-purpose input-output 5. See the GPIO section for details.
IOVDD	18, 19	18, 19	P	Digital I/O supply voltage. See the Power Supplies section for details.
MODE	54	54	I	Tri-state input. Configuration mode select: 1 = SPI program mode 0 or float = Hardware program mode
REFN	47, 48	47, 48	I	Negative reference voltage input. See the Reference Voltage section for details.
REFP	49, 50	49, 50	I	Positive reference voltage input. See the Reference Voltage section for details.
RESET	52	52	I	Reset input, active low. See the RESET Pin section for details.
SCLK/FLTR	56	56	I	SPI mode: Serial clock input. See the SPI Programming section for details. Hardware mode (tri-state input): Filter mode select. See the Hardware Programming section for details.
SDI/OSR0	1	1	I	SPI mode: Serial data input. See the SPI Programming section for details. Hardware mode (tri-state input): Filter OSR0 select. See the Hardware Programming section for details.
SDO/OSR1	2	2	I/O	SPI mode: Serial data output. See the SPI Programming section for details. Hardware mode (tri-state input): Filter OSR1 select. See the Hardware Programming section for details.
START	53	53	I	Conversion control. See the Synchronization section for details.
VCM	46	46	O	Common-mode voltage output. See the VCM Output Voltage section for details.
Thermal Pad			—	Thermal power pad. Connect thermal pad to AVSS.

1. I = input, O = output, I/O = bidirectional input-output, P = power, GND = ground.

5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Power supply voltage	AVDD1 to AVSS	- 0.3	6.5	V
	AVDD2 to AVSS	- 0.3	6.5	
	AVSS to DGND	- 3	0.3	
	IOVDD to DGND	- 0.3	2.2	
	IOVDD to AVSS		5.35	
Analog input voltage	AINPx, AINN _x , REFP, REFN	AVSS - 0.3	AVDD1 + 0.3	V
Analog output voltage	CAPA	AVSS	1.65	V
	CAPD	DGND	1.65	
	VCM	AVSS	AVDD1	
Digital input/output voltage		DGND - 0.3	2.2	V
Input current	Continuous, any pin except power-supply pins ⁽²⁾	- 10	10	mA
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	- 65	150	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional - this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Analog input pins AINPx, AINN_x, REFP, and REFN are diode-clamped to AVDD1 and AVSS. Limit the input current to 10mA in the event the analog input voltage is $\geq$ AVDD1 + 0.3V or $\leq$ AVSS - 0.3V. Digital I/O pins are diode-clamped to DGND only. Limit the input current to 10mA in the event the digital pin voltage is below DGND - 0.3V.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	TBD	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	TBD	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT	
POWER SUPPLY								
	Analog power supply	AVDD1 to AVSS	Max-speed mode	4.5		5.5	V	
			High-speed mode	4.5		5.5		
			Mid-speed mode	3		5.5		
			Low-speed mode	2.85		5.5		
		AVDD1 to DGND			1.65			V
		AVSS / AVDD1 ratio					1.2	V/V
		AVDD2 to AVSS			1.74		5.5	V
		AVSS to DGND			- 2.75		0	
	Digital power supply	IOVDD to DGND		1.65		1.95	V	
ANALOG INPUTS								
V _{AINP} , V _{AINN}	Absolute input voltage	Input buffer off		AVSS - 0.05		AVDD1 + 0.05	V	
		Input buffer on		AVSS + 0.1		AVDD1 - 0.1		

5.3 Recommended Operating Conditions (续)

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{IN}	Differential input voltage V _{IN} = V _{AINP} - V _{AINN}	1x input range	- V _{REF}		V _{REF}	V
		2x input range	- 2•V _{REF}		2•V _{REF}	
VOLTAGE REFERENCE INPUTS						
V _{REF}	Differential reference voltage V _{REF} = V _{REFP} - V _{REFN}	Low-reference range	0.5	2.5	2.75	V
		High-reference range	1	4.096	AVDD1 - AVSS	
V _{REFN}	Negative reference voltage		AVSS - 0.05			V
V _{REFP}	Positive reference voltage	REFP buffer off	AVDD1 + 0.05			V
		REFP buffer on	AVDD1 - 0.7			
CLOCK INPUT						
f _{CLK}	Clock frequency	Max-speed mode	0.5	32.768	33.6	MHz
		High-speed mode	0.5	25.6	26.2	
		Mid-speed mode	0.5	12.8	13.1	
		Low-speed mode	0.5	3.2	3.28	
DIGITAL INPUTS						
V _{IL}	Logic low input voltage		0	0.3•IOVDD		V
V _{IH}	Logic high input voltage		0.7•IOVDD		IOVDD	V
I _{LEAK}	External leakage current	Tri-state pins, floating input state	- 5		5	μA
C _{LOAD}	Capacitive load	Tri-state pins, floating input state			50	pF
R _{EXT}	Pull-up or pull-down resistance	Tri-state pins, logic low or high state	0		3	kΩ
TEMPERATURE RANGE						
T _A	Ambient temperature	Operational	- 50		125	°C
		Specification	- 40		125	

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADS127L14, ADS127L18	UNIT
		VQFN (RSH)	
		56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	23.5	$^{\circ}C/W$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	11.5	$^{\circ}C/W$
$R_{\theta JB}$	Junction-to-board thermal resistance	6.3	$^{\circ}C/W$
ψ_{JT}	Junction-to-top characterization parameter	0.1	$^{\circ}C/W$
ψ_{JB}	Junction-to-board characterization parameter	6.2	$^{\circ}C/W$
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.1	$^{\circ}C/W$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; all specifications are at $\text{AVDD1} = 5\text{V}$, $\text{AVDD2} = 1.8\text{V}$ to 5V , $\text{AVSS} = 0\text{V}$, $\text{IOVDD} = 1.8\text{V}$, $V_{\text{IN}} = 0\text{V}$, $V_{\text{CM}} = 2.5\text{V}$, $V_{\text{REFP}} = 4.096\text{V}$, $V_{\text{REFN}} = 0\text{V}$, high-reference range, 1x input range, all speed modes, all channels active, input precharge buffers on, and reference precharge buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS, MAX-SPEED MODE						
	Input current, differential input voltage	Input buffers off		125		μA/V
		Input buffers off, 2x input range		60		
		Input buffers on		±4		μA
	Input current drift, differential input voltage	Input buffers off		5		nA/V/°C
		Input buffers off, 2x input range		2		
		Input buffers on		20		nA/°C
	Input current, common-mode input voltage	Input buffers off		6.5		μA/V
		Input buffers off, 2x input range		3		
		Input buffers on		±4		μA
ANALOG INPUTS, HIGH-SPEED MODE						
	Input current, differential input voltage	Input buffers off		95		μA/V
		Input buffers off, 2x input range		47		
		Input buffers on		±3		μA
	Input current drift, differential input voltage	Input buffers off		3		nA/V/°C
		Input buffers off, 2x input range		1.5		
		Input buffers on		5		nA/°C
	Input current, common-mode input voltage	Input buffers off		5		μA/V
		Input buffers off, 2x input range		2.5		
		Input buffers on		±3		μA
ANALOG INPUTS, MID-SPEED MODE						
	Input current, differential input voltage	Input buffers off		47		μA/V
		Input buffers off, 2x input range		25		
		Input buffers on		±1.5		μA
	Input current drift, differential input voltage	Input buffers off		2		nA/V/°C
		Input buffers off, 2x input range		1		
		Input buffers on		5		nA/°C
	Input current, common-mode input voltage	Input buffers off		2.5		μA/V
		Input buffers off, 2x input range		1.3		
		Input buffers on		±1.5		μA
ANALOG INPUTS, LOW-SPEED MODE						
	Input current, differential input voltage	Input buffers off		12		μA/V
		Input buffers off, 2x input range		6		
		Input buffers on		±0.4		μA
	Input current drift, differential input voltage	Input buffers off		1		nA/V/°C
		Input buffers off, 2x input range		0.5		
		Input buffers on		0.2		nA/°C
	Input current, common-mode input voltage	Input buffers off		0.6		μA/V
		Input buffers off, 2x input range		0.3		
		Input buffers on		±0.4		μA

5.5 Electrical Characteristics (续)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; all specifications are at $\text{AVDD1} = 5\text{V}$, $\text{AVDD2} = 1.8\text{V}$ to 5V , $\text{AVSS} = 0\text{V}$, $\text{IOVDD} = 1.8\text{V}$, $V_{\text{IN}} = 0\text{V}$, $V_{\text{CM}} = 2.5\text{V}$, $V_{\text{REFP}} = 4.096\text{V}$, $V_{\text{REFN}} = 0\text{V}$, high-reference range, 1x input range, all speed modes, all channels active, input precharge buffers on, and reference precharge buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DC PERFORMANCE							
	Resolution	OSR ≥ 32		24			Bits
	Noise			See the Noise Performance section for details			
INL	Integral nonlinearity ⁽¹⁾	T _A = 25°C ± 5°C		0.4	TBD	ppm of FSR	
		T _A = 0°C to 70°C		0.4	TBD		
		T _A = - 40°C to 125°C		0.4	TBD		
		Max-speed mode		1.5			
	Offset error	T _A = 25°C		- 250	±30	250	μV
	Offset drift				50	200	nV/°C
	Gain error	T _A = 25°C		- 2500	±200	2500	ppm of FSR
	Gain drift				0.5	1.0	ppm of FSR/°C
NMRR	Normal-mode rejection ratio	f _{IN} = 50Hz (±1Hz), f _{DATA} = 50SPS		100		dB	
		f _{IN} = 60Hz (±1Hz), f _{DATA} = 60SPS		100			
CMRR	Common-mode rejection ratio	At dc		110	130	dB	
		Up to 10kHz			115		
		At dc, 2x input range			95		
PSRR	Power-supply rejection ratio	AVDD1, dc		100	120	dB	
		AVDD2, dc		115	130		
		IOVDD, dc		115	130		
AC PERFORMANCE, MAX-SPEED MODE							
f _{DATA}	Data rate	Wideband filter		4		512	kSPS
		Low-latency filter		0.1024		1365.3	kSPS
	Crosstalk	f _{IN} = 1kHz, V _{IN} = - 0.2dbFS ⁽³⁾			-120		dB
DR	Dynamic range	Inputs shorted, OSR = 64, f _{DATA} = 256kSPS	Wideband filter	109	111.5	dB	
			Wideband filter, V _{REF} = 2.5V		107.5		
			Wideband filter, V _{REF} = 2.5V, 2x input range		108.5		
			Low-latency filter	112	114		
			Low-latency filter, V _{REF} = 2.5V		110.5		
			Low-latency filter, V _{REF} = 2.5V, 2x input range		111		
SNR	Signal-to-noise ratio	f _{IN} = 1kHz, V _{IN} = - 0.2dBFS, OSR = 64, f _{DATA} = 256kSPS	Wideband filter		110	dB	
			Wideband filter, V _{REF} = 2.5V		106		
			Wideband filter, V _{REF} = 2.5V, 2x input range		107		
			Low-latency filter		112		
			Low-latency filter, V _{REF} = 2.5V		108.5		
			Low-latency filter V _{REF} = 2.5V, 2x input range		110		

5.5 Electrical Characteristics (续)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; all specifications are at $\text{AVDD1} = 5\text{V}$, $\text{AVDD2} = 1.8\text{V}$ to 5V , $\text{AVSS} = 0\text{V}$, $\text{IOVDD} = 1.8\text{V}$, $V_{\text{IN}} = 0\text{V}$, $V_{\text{CM}} = 2.5\text{V}$, $V_{\text{REFP}} = 4.096\text{V}$, $V_{\text{REFN}} = 0\text{V}$, high-reference range, 1x input range, all speed modes, all channels active, input precharge buffers on, and reference precharge buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
THD	Total harmonic distortion	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, $\text{OSR} = 64$, $f_{\text{DATA}} = 200\text{kSPS}$, 9 harmonics	$V_{\text{REF}} = 2.5\text{V}$		-119	TBD	dB
			$V_{\text{REF}} = 4.096\text{V}$		-110	TBD	dB
IMD	Intermodulation distortion	$f_{\text{IN}} = 9.7\text{kHz}$ and 10.3kHz , $V_{\text{IN}} = -6.5\text{dBFS}$	Second-order terms		-120		dB
			Third-order terms		-120		dB
SFDR	Spurious-free dynamic range	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, $\text{OSR} = 64$			110		dB
	Phase match	Channel to channel, $f_{\text{IN}} = 200\text{kHz}$			0.25	TBD	ns
AC PERFORMANCE, HIGH-SPEED MODE							
f_{DATA}	Data rate	Wideband filter		3.125		400	kSPS
		Low-latency filter		0.08		1067	
	Crosstalk	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$ ⁽³⁾			-130		dB
DR	Dynamic range	Inputs shorted, $\text{OSR} = 64$, $f_{\text{DATA}} = 200\text{kSPS}$	Wideband filter	109	111.5		dB
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$		107.5		
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		108.5		
			Low-latency filter	112	114		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$		110.5		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		111		
SNR	Signal-to-noise ratio	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, $\text{OSR} = 64$, $f_{\text{DATA}} = 200\text{kSPS}$	Wideband filter		110		dB
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$		106		
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		107		
			Low-latency filter		112		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$		108.5		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		110		
THD	Total harmonic distortion	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, $\text{OSR} = 64$, $f_{\text{DATA}} = 200\text{kSPS}$, 9 harmonics	$V_{\text{REF}} = 2.5\text{V}$		-125	TBD	dB
			$V_{\text{REF}} = 4.096\text{V}$		-125	TBD	dB
IMD	Intermodulation distortion	$f_{\text{IN}} = 9.7\text{kHz}$ and 10.3kHz , $V_{\text{IN}} = -6.5\text{dBFS}$	Second-order terms		-125		dB
			Third-order terms		-125		dB
SFDR	Spurious-free dynamic range	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, $\text{OSR} = 64$			125		dB
	Phase match	Channel to channel, $f_{\text{IN}} = 160\text{kHz}$			0.25	TBD	ns
AC PERFORMANCE, MID-SPEED MODE							
f_{DATA}	Data rate	Wideband filter		1.5625		200	kSPS
		Low-latency filter		0.08		533.3	
	Crosstalk	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$ ⁽³⁾			-135		dB

5.5 Electrical Characteristics (续)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; all specifications are at $\text{AVDD1} = 5\text{V}$, $\text{AVDD2} = 1.8\text{V}$ to 5V , $\text{AVSS} = 0\text{V}$, $\text{IOVDD} = 1.8\text{V}$, $V_{\text{IN}} = 0\text{V}$, $V_{\text{CM}} = 2.5\text{V}$, $V_{\text{REFP}} = 4.096\text{V}$, $V_{\text{REFN}} = 0\text{V}$, high-reference range, 1x input range, all speed modes, all channels active, input precharge buffers on, and reference precharge buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DR	Dynamic range	Inputs shorted, OSR = 64, $f_{\text{DATA}} = 100\text{kSPS}$	Wideband filter	109	111.5		dB
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$		107.5		
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$ 2x input range		108.5		
			Low-latency filter	112	114		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$		110.5		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		111		
SNR	Signal-to-noise ratio	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, OSR = 64, $f_{\text{DATA}} = 100\text{kSPS}$	Wideband filter		110		dB
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$		106		
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		107		
			Low-latency filter		112		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$		108.5		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		110		
THD	Total harmonic distortion	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, OSR = 64, $f_{\text{DATA}} = 200\text{kSPS}$, 9 harmonics	$V_{\text{REF}} = 2.5\text{V}$		-125	TBD	dB
			$V_{\text{REF}} = 4.096\text{V}$		-125	TBD	dB
IMD	Intermodulation distortion	$f_{\text{IN}} = 9.7\text{kHz}$ and 10.3kHz , $V_{\text{IN}} = -6.5\text{dBFS}$	Second-order terms		-125		dB
			Third-order terms		-125		
SFDR	Spurious-free dynamic range	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, OSR = 64			125		dB
	Phase match	Channel to channel, $f_{\text{IN}} = 80\text{kHz}$			0.25	TBD	ns
AC PERFORMANCE, LOW-SPEED MODE							
f_{DATA}	Data rate	Wideband filter		0.390625		50	kSPS
		Low-latency filter		0.01		133.3	
	Crosstalk	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$ ⁽³⁾			-135		dB
DR	Dynamic range	Inputs shorted, OSR = 64, $f_{\text{DATA}} = 25\text{kSPS}$	Wideband filter	109	112		dB
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$		107.5		
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		108.5		
			Low-latency filter	111.5	114.5		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$		110.5		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		111.5		

5.5 Electrical Characteristics (续)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; all specifications are at $\text{AVDD1} = 5\text{V}$, $\text{AVDD2} = 1.8\text{V}$ to 5V , $\text{AVSS} = 0\text{V}$, $\text{IOVDD} = 1.8\text{V}$, $V_{\text{IN}} = 0\text{V}$, $V_{\text{CM}} = 2.5\text{V}$, $V_{\text{REFP}} = 4.096\text{V}$, $V_{\text{REFN}} = 0\text{V}$, high-reference range, 1x input range, all speed modes, all channels active, input precharge buffers on, and reference precharge buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SNR	Signal-to-noise ratio	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, $\text{OSR} = 64$, $f_{\text{DATA}} = 25\text{kSPS}$	Wideband filter		110		dB
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$		106		
			Wideband filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		108		
			Low-latency filter		112		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$		108		
			Low-latency filter, $V_{\text{REF}} = 2.5\text{V}$, 2x input range		110		
THD	Total harmonic distortion	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, $\text{OSR} = 64$, $f_{\text{DATA}} = 25\text{kSPS}$, 9 harmonics	$V_{\text{REF}} = 2.5\text{V}$		-125	TBD	dB
			$V_{\text{REF}} = 4.096\text{V}$		-125	TBD	dB
IMD	Intermodulation distortion	$f_{\text{IN}} = 9.7\text{kHz}$ and 10.3kHz , $V_{\text{IN}} = -6.5\text{dBFS}$	Second-order terms		-125		dB
			Third-order terms		-125		dB
SFDR	Spurious-free dynamic range	$f_{\text{IN}} = 1\text{kHz}$, $V_{\text{IN}} = -0.2\text{dBFS}$, $\text{OSR} = 64$			125		dB
	Phase match	Channel to channel, $f_{\text{IN}} = 20\text{kHz}$			0.25	TBD	ns
WIDEBAND FILTER CHARACTERISTICS							
	Pass-band frequency	Within envelope of pass-band ripple			$0.4 \cdot f_{\text{DATA}}$		Hz
		-0.1dB frequency			$0.4125 \cdot f_{\text{DATA}}$		
		-3dB frequency			$0.4374 \cdot f_{\text{DATA}}$		
	Pass-band ripple			-0.0004		0.0004	dB
	Stop-band frequency	At stop-band attenuation			$0.5 \cdot f_{\text{DATA}}$		Hz
	Stop-band attenuation ⁽²⁾				106		dB
	Group delay				$34 / f_{\text{DATA}}$		s
	Settling time				$68 / f_{\text{DATA}}$		s
VOLTAGE REFERENCE INPUTS							
	REFP and REFN input current	REFP buffer off	Max-speed mode		225		$\mu\text{A/V/ch}$
			High-speed mode		190		
			Mid-speed mode		130		
			Low-speed mode		80		
	REFP input current	REFP buffer on			± 2		$\mu\text{A/ch}$
	REFP and REFN input current drift	REFP buffer off	Max-speed mode		10		$\text{nA}/^{\circ}\text{C/ch}$
			High-speed mode		10		
			Mid-speed mode		10		
			Low-speed mode		10		
	REFP input current drift	REFP buffer on			10		$\text{nA}/^{\circ}\text{C/ch}$
INTERNAL OSCILLATOR							
$f_{\text{(OSC)}}$	Oscillator frequency			25.4	25.6	25.8	MHz
VCM OUTPUT VOLTAGE							
	Output voltage			$(\text{AVDD1} + \text{AVSS}) / 2$			V
	Accuracy			-1%	$\pm 0.1\%$	1%	
	Voltage noise	1kHz bandwidth			25		μV_{RMS}
	Start-up time	$C_L = 100\text{nF}$			1		ms

5.5 Electrical Characteristics (续)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; all specifications are at $\text{AVDD1} = 5\text{V}$, $\text{AVDD2} = 1.8\text{V}$ to 5V , $\text{AVSS} = 0\text{V}$, $\text{IOVDD} = 1.8\text{V}$, $V_{\text{IN}} = 0\text{V}$, $V_{\text{CM}} = 2.5\text{V}$, $V_{\text{REFP}} = 4.096\text{V}$, $V_{\text{REFN}} = 0\text{V}$, high-reference range, 1x input range, all speed modes, all channels active, input precharge buffers on, and reference precharge buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Capacitive load					100	nF
	Resistive load			2			kΩ
	Short-circuit current limit				10		mA
DIGITAL INPUTS/OUTPUTS							
V _{OL}	Logic-low output level	OUT_DRV = 0b, I _{OL} = 2mA			0.2 • IOVDD		V
		OUT_DRV = 1b, I _{OL} = 1mA			0.2 • IOVDD		
V _{OH}	Logic-high output level	OUT_DRV = 0b, I _{OH} = - 2mA		0.8 • IOVDD			V
		OUT_DRV = 1b, I _{OH} = - 1mA		0.8 • IOVDD			
	Input hysteresis				150		mV
	Input current			- 1		1	μA
ANALOG SUPPLY CURRENT							
I _{AVDD1} , I _{AVSS}	AVDD1, AVSS current (buffers off)	One active channel	Max-speed mode		3.4	3.7	mA
		Each additional channel			1.5	1.7	mA/ch
		One active channel	High-speed mode		3.0	3.3	mA
		Each additional channel			1.2	1.3	mA/ch
		One active channel	Mid-speed mode		2.2	2.5	mA
		Each additional channel			0.5	0.6	mA/ch
		1 or 8 active channels	Low-speed mode		1.7	1.9	mA
		Standby mode			35		μA/ch
		Power-down mode			5		
	AVDD1, AVSS buffer current	Input buffers	Max-speed mode		1.75	2.3	mA/buffer
			High-speed mode		1.35	1.9	
			Mid-speed mode		0.7	1.0	
			Low-speed mode		0.2	0.3	
		REFP buffers	Max-speed mode		1.8	2.0	mA/buffer
			High-speed mode		1.5	1.6	
			Mid-speed mode		1	1.1	
			Low-speed mode		0.4	0.5	
		VCM buffer			0.1		mA
I _{AVDD2} , I _{AVSS}	AVDD2, AVSS current	Max-speed mode			4.5	4.9	mA/ch
		High-speed mode			3.5	3.8	
		Mid-speed mode			2.2	2.4	
		Low-speed mode			0.85	0.95	
		Standby mode			60		μA/ch
		Power-down mode			1		

5.5 Electrical Characteristics (续)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical specifications are at $T_A = 25^{\circ}\text{C}$; all specifications are at $\text{AVDD1} = 5\text{V}$, $\text{AVDD2} = 1.8\text{V}$ to 5V , $\text{AVSS} = 0\text{V}$, $\text{IOVDD} = 1.8\text{V}$, $V_{\text{IN}} = 0\text{V}$, $V_{\text{CM}} = 2.5\text{V}$, $V_{\text{REFP}} = 4.096\text{V}$, $V_{\text{REFN}} = 0\text{V}$, high-reference range, 1x input range, all speed modes, all channels active, input precharge buffers on, and reference precharge buffer on (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DIGITAL SUPPLY CURRENT							
I _{IOVDD}	IOVDD current	Wideband filter OSR = 32	Max-speed mode		2.7	3.4	mA/ch
			High-speed mode		2.1	2.7	
			Mid-speed mode		1.0	1.4	
			Low-speed mode		0.3	0.4	
		Low-latency filter OSR = 32	Max-speed mode		0.8	1.2	
			High-speed mode		0.6	1	
			Mid-speed mode		0.45	0.6	
			Low-speed mode		0.15	0.2	
		Standby mode	External clock		10		μA/ch
			Internal oscillator		40		
		Power-down mode				10	
POWER DISSIPATION							
P _D	Power dissipation (all channels active)	ADS127L14 wideband filter, AVDD2 = 1.8V, buffers off	Max-speed mode		91	104	mW
			High-speed mode		73	83	
			Mid-speed mode		42	49	
			Low-speed mode		17	19	
		ADS127L14 low-latency filter, AVDD2 = 1.8V, buffers off	Max-speed mode		78	88	
			High-speed mode		63	71	
			Mid-speed mode		38	43	
			Low-speed mode		16	18	
		ADS127L18 wideband filter, AVDD2 = 1.8V, buffers off	Max-speed mode		173	198	mW
			High-speed mode		138	156	
			Mid-speed mode		75	88	
			Low-speed mode		25	29	
		ADS127L18 low-latency filter, AVDD2 = 1.8V, buffers off	Max-speed mode		146	166	
			High-speed mode		116	131	
			Mid-speed mode		67	77	
			Low-speed mode		23	26	

- (1) Best-fit method.
- (2) Stop-band attenuation as provided by the digital filter. Input frequencies in the stop band intermodulate with the chop frequency beginning at $f_{\text{MOD}} / 32$, which results in stop-band attenuation $<106\text{dB}$. See the [Stop-Band Attenuation](#) figure for details.
- (3) Crosstalk with three (ADS127L14) or seven (ADS127L18) full-scale input channels coupling to one zero input channel.

5.6 Timing Requirements

1.65V ≤ IOVDD ≤ 1.95V, over operating ambient temperature range, unless otherwise noted

		MIN	MAX	UNIT
CLOCK				
t _c (CLKIN)	CLKIN period	15	2000	ns
t _w (CLKINL)	Pulse duration, CLKIN low	6.5		ns
t _w (CLKINH)	Pulse duration, CLKIN high	6.5		ns
t _c (CLK) ⁽²⁾	ADC clock period, max-speed mode	29.8	2000	ns
	ADC clock period, high-speed mode	38.2	2000	
	ADC clock period, mid-speed mode	76.4	2000	
	ADC clock period, low-speed mode	305	2000	
t _w (CLKL)	Pulse duration, CLK low, max-speed mode	13.4		ns
	Pulse duration, CLK low, high-speed mode	17		
	Pulse duration, CLK low, mid-speed mode	34		
	Pulse duration, CLK low, low-speed mode	128		
t _w (CLKH)	Pulse duration, CLK high, max-speed mode	13.4		ns
	Pulse duration, CLK high, high-speed mode	17		
	Pulse duration, CLK high, mid-speed mode	34		
	Pulse duration, CLK high, low-speed mode	128		
FRAME-SYNC DATA PORT				
t _c (DCLK)	DCLK period, stand-alone operation	15		ns
	DCLK period, DOUT to DIN daisy chain connection	29.8		ns
SPI CONFIGURATION PORT				
t _c (SCLK)	SCLK period	25		ns
t _w (SCL)	Pulse duration, SCLK low	10		ns
t _w (SCH)	Pulse duration, SCLK high	10		ns
t _d (CSSC)	Delay time, first SCLK rising edge after $\overline{CS}$ falling edge	10		ns
t _{su} (DI)	Setup time, SDI valid before SCLK falling edge	4		ns
t _h (DI)	Hold time, SDI valid after SCLK falling edge	6		ns
t _d (SCCS)	Delay time, $\overline{CS}$ rising edge after final SCLK falling edge	10		ns
t _w (CSH)	Pulse duration, $\overline{CS}$ high	20		ns
START PIN				
t _w (STL)	Pulse duration, START low	4		t _{CLK}
t _w (STH)	Pulse duration, START high	4		t _{CLK}
t _{su} (STCL)	Setup time, START transition before CLKIN rising edge ⁽¹⁾	2		ns
t _h (STCL)	Hold time, START transition after CLKIN rising edge ⁽¹⁾	4		ns
t _{su} (STFS)	Setup time, START falling edge or STOP bit before FSYNC rising edge to stop next conversion (start/stop conversion mode)	24		t _{CLK}
RESET PIN				
t _w (RSL)	Pulse duration, RESET low	4		t _{CLK}

(1) To avoid synchronization uncertainty, do not apply START within the setup and hold time intervals.

(2) f_{CLK} is the main ADC clock.

5.7 Switching Characteristics

1.65V ≤ IOVDD ≤ 1.9V, over operating ambient temperature range, OUT_DRV = 0b, C_LOAD = 20pF (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLOCK						
t _{C(CLK)}	ADC clock period (programmable)		1, 2, 3, 4 or 8 / f _(CLKIN) or f _(OSC)			
FRAME-SYNC DATA PORT						
t _{c(FSYNC)}	FSYNC period		1 / f _(DATA)			ns
t _{w(FSYNCH)}	Pulse duration, FSYNC high		0.5 / f _(DATA)			ns
t _{w(FSYNCL)}	Pulse duration, FSYNC low		0.5 / f _(DATA)			ns
t _{p(FSDC)}	Propagation delay time, FSYNC rising edge to DCLK falling edge		– 1		1	ns
t _{c(DCLK)}	DCLK period		1, 2, 4, or 8 / f _(CLKIN) or f _(OSC)			ns
t _{w(DCLKH)}	Pulse duration, DCLK low		0.5 x t _{c(DCLK)}			ns
t _{w(DCLKL)}	Pulse duration, DCLK high		0.5 x t _{c(DCLK)}			ns
t _{h(DCDO)}	Hold time, DCLK falling edge to previous DOUT invalid		-2			ns
t _{p(DCDO)}	Propagation delay time, DCLK falling edge to new DOUT valid				4	ns
SPI CONFIGURATION PORT						
t _{p(CSDO)}	Propagation delay time, $\overline{CS}$ falling edge to SDO driven state				16	ns
t _{p(CSDOZ)}	Propagation delay time, $\overline{CS}$ rising edge to SDO tri-state				16	ns
t _{h(SCDO)}	Hold time, SCLK rising edge to invalid SDO		3			ns
t _{p(SCDO)}	Propagation delay time, SCLK rising edge to valid SDO				20	ns
START PIN						
t _{p(CLFS1)}	Propagation delay time, CLK falling edge after START rising edge to FSYNC and DCLK falling edge (conversion start)		0		4	ns
t _{p(CLFS2)}	Propagation delay time, CLK rising edge after START rising edge to FSYNC rising edge (first conversion ready)	Unsettled data mode	1 / f _{DATA}			s
		Settled data mode	See the Digital Filter section			
RESET PIN						
t _{p(RSFS)}	Propagation delay time, $\overline{RESET}$ rising edge to FSYNC falling edge (ADC ready)		10 ⁴ / f _(CLK)			ns

5.8 Timing Diagrams




图 5-1. Clock Timing Requirements




图 5-2. Frame-Sync Data Port Switching Characteristics




图 5-3. SPI Serial Timing Requirements




图 5-4. SPI Switching Characteristics




图 5-5. START Pin Timing Requirements and Switching Characteristics




图 5-6. RESET Pin Timing Requirements and Switching Characteristic

6 Parameter Measurement Information

6.1 Offset Error Measurement

Offset error is measured with the ADC inputs externally shorted together. The input common-mode voltage is fixed to the mid-point of the AVDD1 and AVSS power-supply range. Offset error is specified at $T_A = 25^\circ\text{C}$.

6.2 Offset Drift Measurement

Offset drift is defined as the change in offset voltage measured at multiple points over the specified temperature range. Offset drift is calculated using the *box method* where a box is formed over the maximum and minimum offset voltages and specified temperature range. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test.

方程式 1 shows the offset drift calculation using the box method:

$$\text{Offset Drift (nV/}^\circ\text{C)} = 10^9 \cdot (V_{\text{OFSMAX}} - V_{\text{OFSMIN}}) / (T_{\text{MAX}} - T_{\text{MIN}}) \quad (1)$$

where:

- V_{OFSMAX} and V_{OFSMIN} = Maximum and minimum offset voltages over the specified temperature range
- T_{MAX} and T_{MIN} = Maximum and minimum temperatures

6.3 Gain Error Measurement

Gain error is defined as the difference between the actual and the ideal slopes of the ADC transfer function. Gain error is measured by applying dc test voltages at -95% and 95% of FSR. The error is calculated by subtracting the difference of the dc test voltages (ideal slope) from the difference in the ADC output voltages (actual slope). The difference in the slopes is divided by the ideal slope and multiplied by 10^6 to convert the error to ppm of FSR. Errors resulting from the ADC reference voltage are excluded from the gain error measurement. The gain error is specified at $T_A = 25^\circ\text{C}$. 方程式 2 shows the calculation of gain error:

$$\text{Gain Error (ppm of FSR)} = 10^6 \cdot (\Delta V_{\text{OUT}} - \Delta V_{\text{IN}}) / \Delta V_{\text{IN}} \quad (2)$$

where:

- ΔV_{OUT} = Difference of two ADC output voltages
- ΔV_{IN} = Difference of two input test voltages

6.4 Gain Drift Measurement

Gain drift is defined as the change of gain error measured at multiple points over the specified temperature range. The box method is used in which a box is formed over the maximum and minimum gain errors over the specified temperature range. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test. 方程式 3 describes gain drift using the box method.

$$\text{Gain Drift (ppm/}^\circ\text{C)} = (G_{\text{EMAX}} - G_{\text{EMIN}}) / (T_{\text{MAX}} - T_{\text{MIN}}) \quad (3)$$

where:

- G_{EMAX} and G_{EMIN} = Maximum and minimum gain errors over the specified temperature range
- T_{MAX} and T_{MIN} = Maximum and minimum temperatures

6.5 NMRR Measurement

Normal-mode rejection ratio (NMRR) specifies the ability of the ADC to reject normal-mode input signals at specific frequencies. These input frequencies are usually expressed at 50Hz and 60Hz. Normal-mode rejection is uniquely determined by the frequency response of the digital filter. In this case, nulls in the frequency response of the low-latency sinc3 filter option located at 50Hz and 60Hz provide rejection at these frequencies.

6.6 CMRR Measurement

Common-mode rejection ratio (CMRR) specifies the ability of the ADC to reject common-mode input signals. CMRR is expressed as dc and ac parameters. For measurement of CMRR (dc), three common-mode test voltages are applied with the inputs externally shorted together. These test voltages are equal to $AVSS + 50\text{mV}$, $(AVDD1 + AVSS) / 2$, and $AVDD1 - 50\text{mV}$. The maximum change of the ADC offset voltage is recorded versus the change in common-mode test voltage. 方程式 4 shows how CMRR (dc) is computed.

$$\text{CMRR (dc) (dB)} = 20 \cdot \log(\Delta V_{\text{CM}} / \Delta V_{\text{OS}}) \quad (4)$$

where:

- ΔV_{CM} = Change of dc common-mode test voltage
- ΔV_{OS} = Change of corresponding offset voltage

For the measurement of CMRR (ac), an ac common-mode signal is applied at various test frequencies at 95% full-scale range. An FFT is computed from the ADC data with the common-mode signal applied. 方程式 5 shows that the nine largest amplitude spurious frequencies in the frequency spectrum are summed as powers. These frequencies are then related to the amplitude of the common-mode test signal.

$$\text{PSRR (ac) (dB)} = 20 \cdot \log(V_{\text{CM}} / V_{\text{O}}) \quad (5)$$

where:

- V_{CM} (RMS) = Common-mode input signal amplitude
- V_{O} (RMS) = Root-sum-square amplitude of spurious frequencies = $\sqrt{(V_0^2 + V_1^2 + \dots V_8^2)}$

6.7 PSRR Measurement

Power-supply rejection ratio (PSRR) specifies the ability of the ADC to reject power-supply interference. PSRR is expressed as ac and dc parameters. For PSRR (dc) measurement, the power-supply voltage is changed over the minimum, nominal, and maximum specified voltage ranges with the inputs externally shorted together. The maximum change of ADC offset voltage is recorded versus the change in power-supply voltage. PSRR (dc) is computed as shown in 方程式 6 as the ratio of change of the power-supply voltage step to the change of offset voltage.

$$\text{PSRR (dc) (dB)} = 20 \cdot \log(\Delta V_{\text{PS}} / \Delta V_{\text{OS}}) \quad (6)$$

where:

- ΔV_{PS} = Change of power-supply voltage
- ΔV_{OS} = Change of offset voltage

For the measurement of PSRR (ac), the power-supply voltage is modulated by a 100mVpp (35mV_{RMS}) signal at various test frequencies. An FFT of the ADC data with power-supply modulation is performed. 方程式 7 shows that the nine largest amplitude spurious frequencies in the frequency spectrum are summed as powers. These frequencies are then related to the amplitude of the power-supply modulation signal.

$$\text{PSRR (ac) (dB)} = 20 \cdot \log(V_{\text{PS}} / V_{\text{O}}) \quad (7)$$

where:

- V_{PS} (RMS) = 100mV ac power-supply modulation signal
- V_{O} (RMS) = Root-sum-square amplitude of spurious frequencies = $\sqrt{(V_0^2 + V_1^2 + \dots V_8^2)}$

6.8 SNR Measurement

Signal-to-noise ratio (SNR) is a measure of noise performance with a full-scale ac input signal. For the SNR measurement, a -0.2dBFS , 1kHz test signal is used with V_{CM} equal to the mid-supply voltage. 方程式 8 shows that SNR is the rms value ratio of the input signal to the root-sum-square of all other frequency components derived from the FFT result of the ADC output samples. DC and harmonics of the original signal are excluded from the SNR calculation. If an FFT window function is used because of non-coherent sampling, the spectral leakage bins surrounding the original signal are removed to calculate SNR.

$$\text{SNR (dB)} = 20 \cdot \log(V_{\text{IN}} / e_n) \quad (8)$$

where:

- V_{IN} = Input test signal
- e_n = Root-sum-square of frequency components excluding dc and signal harmonics

6.9 INL Error Measurement

Integral nonlinearity (INL) error specifies the linearity of the ADC dc transfer function. INL is measured by applying a series of dc test voltages along a straight line computed from the slope and offset transfer function of the ADC. INL is the difference between a set of dc test voltages $[V_{\text{IN}(N)}]$ to the corresponding set of output voltages $[V_{\text{OUT}(N)}]$. 方程式 9 shows the *end-point method* of calculating INL error.

$$\text{INL (ppm of FSR)} = \text{Maximum absolute value of INL test series } [10^6 \cdot (V_{\text{IN}(N)} - V_{\text{OUT}(N)}) / \text{FSR}] \quad (9)$$

where:

- N = Index of dc test voltage
- $[V_{\text{IN}(N)}]$ = Set of test voltages over the FSR range of -95% to 95%
- $[V_{\text{OUT}(N)}]$ = Set of corresponding ADC output voltages
- FSR (full-scale range) = $2 \cdot V_{\text{REF}}$ (1x input range) or $4 \cdot V_{\text{REF}}$ (2x input range)

The INL *best-fit method* uses a least-squared error (LSE) calculation to determine a new straight line. This line minimizes the root-sum-square of the INL errors above and below the original end-point line.

6.10 THD Measurement

Total harmonic distortion (THD) specifies the dynamic linearity of the ADC with an ac input signal. For the THD measurement, a -0.2dBFS , 1kHz differential input signal with V_{CM} equal to the mid-supply voltage is applied. A sufficient number of data points are collected to yield an FFT result with frequency bin widths of 5Hz or less. The 5Hz bin width reduces the noise in the harmonic bins for consistent THD measurements. As shown in 方程式 10, THD is calculated as the ratio of the root-sum-square amplitude of harmonics to the input signal amplitude.

$$\text{THD (dB)} = 20 \cdot \log(V_{\text{H}} / V_{\text{IN}}) \quad (10)$$

where:

- V_{H} = Root-sum-square of harmonics: $\sqrt{(V_2^2 + V_3^2 + \dots + V_n^2)}$, where V_n = The ninth harmonic voltage
- V_{IN} = Input signal fundamental

6.11 IMD Measurement

Intermodulation distortion (IMD) specifies the mixing effect of two input signals. Signal mixing is caused by ADC nonlinearity resulting in new sum and difference frequencies not contained in the original signal. The IMD second-order terms are $(f_1 + f_2)$ and $(f_1 - f_2)$. The IMD third-order terms are $(2f_1 + f_2)$, $(2f_1 - f_2)$, $(f_1 + 2f_2)$, and $(f_1 - 2f_2)$. Test signals $f_1 = 9.7\text{kHz}$ and $f_2 = 10.3\text{kHz}$ are at -6.5dBFS . 方程式 11 shows the IMD calculation.

$$\begin{aligned}\text{IMD}_2(\text{dB}) &= 20 \cdot \log(V_2 / V_{\text{IN}}) \\ \text{IMD}_3(\text{dB}) &= 20 \cdot \log(V_3 / V_{\text{IN}})\end{aligned}\quad (11)$$

where:

- IMD_2 = Second-order IMD
- IMD_3 = Third-order IMD
- V_2 = Root-sum-square of second-order terms
- V_3 = Root-sum-square of third-order terms
- V_{IN} = Sum amplitude of the input test signals

6.12 SFDR Measurement

Spurious-free dynamic range (SFDR) is the ratio of the rms value of a single-tone ac input to the highest spurious signal in the ADC frequency spectrum. SFDR measurement includes harmonics of the original signal. For the SFDR measurement, a -0.2dBFS , 1kHz input signal with V_{CM} equal to the mid-supply voltage is applied. As shown in 方程式 12, SFDR is the ratio of the rms values of the input signal to the single highest spurious signal, including harmonics of the original signal.

$$\text{SFDR}(\text{dB}) = 20 \cdot \log(V_{\text{IN}} / V_{\text{SPUR}}) \quad (12)$$

where:

- V_{IN} = Input test signal
- V_{SPUR} = Single highest spurious level

6.13 Noise Performance

The ADCs offer four speed modes allowing trade-offs between power consumption, bandwidth, and resolution. The modes are max speed, high speed, mid speed, and low speed, with decreasing levels of device power consumption. The wideband filter offers data rates up to 512kSPS in max-speed mode, 400kSPS in high-speed mode, 200kSPS in mid-speed mode, and 50kSPS in low-speed mode.

The low-latency sinc4 filter offers data rates up to 1.365MSPS in max-speed mode, 1.066MSPS in high-speed mode, 533kSPS in mid-speed mode, and 133kSPS in low-speed mode.

The programmable oversampling ratio (OSR) establishes the output data rate and associated signal bandwidth that in turn determines total noise performance. Increasing the OSR lowers the signal bandwidth and total noise by averaging more samples from the modulator to yield one conversion result.

表 6-1 through 表 6-5 summarize the noise performance of the filters. Noise performance is illustrated with 1x input range and a 4.096V reference voltage. In comparison, decreasing the reference voltage to 2.5V decreases dynamic range by 4dB (typical). Operation in 2x input range and a 2.5V reference voltage decreases dynamic range by 3dB (typical) compared to the 1x input range and 4.096V reference voltage.

Noise data are the result of the standard deviation (rms) of the conversion data with inputs shorted and biased to the mid-supply voltage. Noise data are representative of typical performance at $T_A = 25^\circ\text{C}$. A minimum of 1,000 or 10 seconds of consecutive conversions (whichever occurs first) are used to measure RMS noise (e_n). Because of the statistical nature of noise, repeated noise measurements yield higher or lower noise results.

方程式 13 converts RMS noise to dynamic range (dB) and 方程式 14 converts RMS noise to effective resolution (bits).

$$\text{Dynamic Range (dB)} = 20 \cdot \log[\text{FSR} / (2 \cdot \sqrt{2} \cdot e_n)] \quad (13)$$

$$\text{Effective Resolution (bits)} = \log_2(\text{FSR} / e_n) \quad (14)$$

where:

- $\text{FSR} = 2 \cdot V_{\text{REF}}$ (1x input range)
- $\text{FSR} = 4 \cdot V_{\text{REF}}$ (2x input range)
- e_n = Noise voltage (RMS)

When evaluating ADC noise performance, consider the effect of the external buffer and amplifier noise to the total noise performance. The noise performance of the ADC is evaluated in isolation by selecting the input short test connection of the input multiplexer.

表 6-1. Wideband Filter Noise Performance ($V_{\text{REF}} = 4.096\text{V}$, 1x Input Range)

MODE	f_{CLK} (MHz)	OSR	DATA RATE (kSPS)	NOISE (e_n , μV_{RMS})	DYNAMIC RANGE (dB)	EFFECTIVE RESOLUTION (Bits)
Max speed	32.768	32	512	11.1	108.3	19.5
High speed	25.6		400	10.9	108.5	19.5
Mid speed	12.8		200	10.6	108.7	19.6
Low speed	3.2		50	10.4	108.9	19.6
Max speed	32.768	64	256	7.64	111.6	20.0
High speed	25.6		200	7.50	111.7	20.1
Mid speed	12.8		100	7.30	112.0	20.1
Low speed	3.2		25	7.14	112.2	20.1
Max speed	32.768	128	128	5.34	114.7	20.5
High speed	25.6		100	5.25	114.8	20.6
Mid speed	12.8		50	5.07	115.1	20.6
Low speed	3.2		12.5	4.97	115.3	20.7
Max speed	32.768	256	64	3.79	117.7	21.0
High speed	25.6		50	3.72	117.8	21.1
Mid speed	12.8		25	3.58	118.2	21.1
Low speed	3.2		6.25	3.53	118.3	21.1
Max speed	32.768	512	32	2.71	120.6	21.5
High speed	25.6		25	2.67	120.7	21.5
Mid speed	12.8		12.5	2.54	121.2	21.6
Low speed	3.2		3.125	2.47	121.4	21.7
Max speed	32.768	1024	16	1.98	123.3	22.0
High speed	25.6		12.5	1.95	123.4	22.0
Mid speed	12.8		6.25	1.82	124.1	22.1
Low speed	3.2		1.5625	1.79	124.2	22.1
Max speed	32.768	2048	8	1.47	125.9	22.4
High speed	25.6		6.25	1.44	126.1	22.4
Mid speed	12.8		3.125	1.32	126.8	22.6
Low speed	3.2		0.78125	1.28	127.1	22.6
Max speed	32.768	4096	4	1.12	128.3	22.8
High speed	25.6		3.125	1.11	128.3	22.8
Mid speed	12.8		1.5625	0.94	129.8	23.1
Low speed	3.2		0.390625	0.92	130.0	23.1

表 6-2. Sinc4 Filter Noise Performance ($V_{REF} = 4.096V$, 1x Input Range)

MODE	f_{CLK} (MHz)	OSR	DATA RATE (kSPS)	NOISE (e_n , μV_{RMS})	DYNAMIC RANGE (dB)	EFFECTIVE RESOLUTION (Bits)
Max speed	32.768	12	1365.3	76.3	91.6	16.7
High speed	25.6		1066.6			
Mid speed	12.8		533.3			
Low speed	3.2		133.33			
Max speed	32.768	16	1024	27.3	100.5	18.2
High speed	25.6		800			
Mid speed	12.8		400			
Low speed	3.2		100			
Max speed	32.768	24	682.67	10.4	108.9	19.6
High speed	25.6		533.3			
Mid speed	12.8		266.67			
Low speed	3.2		66.67			
Max speed	32.768	32	512	7.96	111.2	20.0
High speed	25.6		400			
Mid speed	12.8		200			
Low speed	3.2		50			
Max speed	32.768	64	256	5.57	114.3	20.5
High speed	25.6		200			
Mid speed	12.8		100			
Low speed	3.2		25			
Max speed	32.768	128	128	3.90	117.4	21.0
High speed	25.6		100			
Mid speed	12.8		50			
Low speed	3.2		12.5			
Max speed	32.768	256	64	2.80	120.3	21.5
High speed	25.6		50			
Mid speed	12.8		25			
Low speed	3.2		6.25			
Max speed	32.768	512	32	1.98	123.3	22.0
High speed	25.6		25			
Mid speed	12.8		12.5			
Low speed	3.2		3.125			
Max speed	32.768	1024	16	1.40	126.3	22.5
High speed	25.6		12.5			
Mid speed	12.8		6.25			
Low speed	3.2		1.56			
Max speed	32.768	2048	8	0.99	129.3	23.0
High speed	25.6		6.25			
Mid speed	12.8		3.125			
Low speed	3.2		0.78			
Max speed	32.768	4096	4	0.70	132.3	23.5
High speed	25.6		3.125			
Mid speed	12.8		1.563			
Low speed	3.2		0.39			

表 6-3. Sinc4 + Sinc1 Filter Performance ($V_{REF} = 4.096V$, 1x Input Range)

MODE	f_{CLK} (MHz)	OSR	DATA RATE (kSPS)	NOISE (e_n) (μV_{RMS})	DYNAMIC RANGE (dB)	EFFECTIVE RESOLUTION (Bits)
Max speed	32.768	64	256	5.63	114.2	20.5
High speed	25.6		200			
Mid speed	12.8		100			
Low speed	3.2		25			
Max speed	32.768	128	128	3.98	117.2	21.0
High speed	25.6		100			
Mid speed	12.8		50			
Low speed	3.2		12.5			
Max speed	32.768	320	51.2	2.81	120.3	21.5
High speed	25.6		40			
Mid speed	12.8		20			
Low speed	3.2		5			
Max speed	32.768	640	25.6	1.99	123.3	22.0
High speed	25.6		20			
Mid speed	12.8		10			
Low speed	3.2		2.5			
Max speed	32.768	1280	12.8	1.41	126.3	22.5
High speed	25.6		10			
Mid speed	12.8		5			
Low speed	3.2		1.25			
Max speed	32.768	3200	5.12	0.99	129.3	23.0
High speed	25.6		4			
Mid speed	12.8		2			
Low speed	3.2		0.5			
Max speed	32.768	6400	2.56	0.70	132.3	23.5
High speed	25.6		2			
Mid speed	12.8		1			
Low speed	3.2		0.25			
Max speed	32.768	12800	1.28	0.52	134.9	23.9
High speed	25.6		1			
Mid speed	12.8		0.5			
Low speed	3.2		0.125			
Max speed	32.768	32000	0.512	0.39	137.4	24.3
High speed	25.6		0.4			
Mid speed	12.8		0.2			
Low speed	3.2		0.05			

表 6-4. Sinc3 Filter Performance ($V_{REF} = 4.096V$, 1x Input Range)

MODE	f _{CLK} (MHz)	OSR	DATA RATE (SPS)	NOISE (e _n) (μV_{RMS}) ⁽¹⁾	DYNAMIC RANGE (dB)	EFFECTIVE RESOLUTION (Bits)
Max speed	32.768	26667	614.4	0.29	140.0	24.7
High speed	25.6		480			
Mid speed	12.8		240			
Low speed	3.2		60			
Max speed	32.768	32000	512	0.27	140.6	24.8
High speed	25.6		400			
Mid speed	12.8		200			
Low speed	3.2		50			

(1) Noise data is limited to the 24-bit quantization levels: $4.096V / 2^{23}$ codes = $0.488 \mu V$ / code.

表 6-5. Sinc3 + Sinc1 Filter Performance ($V_{REF} = 4.096V$, 1x Input Range)

MODE	f _{CLK} (MHz)	OSR	DATA RATE (SPS)	NOISE (e _n) (μV_{RMS}) ⁽¹⁾	DYNAMIC RANGE (dB)	EFFECTIVE RESOLUTION (Bits)
Max speed	32.768	96000	170.6	0.19	143.7	25.3
High speed	25.6		133.3			
Mid speed	12.8		66.6			
Low speed	3.2		16.6			
Max speed	32.768	160000	102.4	0.15	145.7	25.7
High speed	25.6		80			
Mid speed	12.8		40			
Low speed	3.2		10			

(1) Noise data is limited to the 24-bit quantization levels: $4.096V / 2^{23}$ codes = $0.488 \mu V$ / code.

7 Detailed Description

7.1 Overview

The ADS127L14 and ADS127L18 (ADS127L1x) are quad and octal, simultaneous-sampling, delta-sigma ($\Delta \Sigma$) analog-to-digital converters (ADCs). The devices offer an excellent combination of dc accuracy, ac resolution, and wide signal bandwidth for synchronized, multichannel data acquisition systems. The ADCs are optimized for high resolution with low power consumption.

The [Functional Block Diagram](#) describes the device features. The ADS127L1x consist of four and eight independent delta-sigma ADCs. Each ADC has programmable digital filters that provide sample rates up to 512kSPS in wideband filter mode and 1365.3kSPS in low-latency filter mode. Four selectable speed modes allow optimization of signal bandwidth, resolution, and power consumption.

Signal input and positive-reference precharge buffers of each ADC channel reduce the bandwidth and driving requirements of the external buffers. The VCM output is a buffered mid-supply voltage that drives the common-mode voltage of external buffers and gain stages.

The multibit $\Delta \Sigma$ modulator measures the differential input signal, $V_{IN} = (V_{AINP} - V_{AINN})$, against the differential reference, $V_{REF} = (V_{REFP} - V_{REFN})$. The modulator produces low-resolution, high-frequency data. Noise shaping of the modulator shifts the quantization noise of the low-resolution data to an out-of-band frequency range where the digital filter removes this noise. The noise remaining within the pass band is low-level thermal noise. The digital filter decimates and filters the modulator to provide high-resolution output data.

The digital filter has two filter modes: low-latency filter (typically used for dc signal measurement) and wideband filter (typically used for ac signal measurement). The low-latency filter is a variable-order sinc filter with filter options for sinc4, sinc4 + sinc1, sinc3, and sinc3 + sinc1. This filter allows optimization between noise performance, conversion latency, and signal bandwidth. The wideband filter is a multi-tap, linear phase finite impulse response (FIR) filter. This filter provides outstanding frequency response characteristics with low pass-band ripple, narrow transition-band, and high stop-band attenuation. The filters of each ADC channel are programmable to unique data rates (binary related).

The MODE pin selects the mode of device configuration: by hardware pin settings or by the SPI serial interface.

The frame-sync data port outputs conversion data using four or eight data lanes or time division multiplex (TDM) format to reduce the number of data lanes. Daisy-chain multiple devices by routing the DOUT pins to the DIN pins of the chained devices.


The device supports external clock operation for ac or dc applications, and internal oscillator operation intended for dc applications. The START pin simultaneously synchronizes all ADC channels. The RESET pin resets the ADC.

Cyclic redundancy check (CRC) error detection is available for the frame-sync port and SPI port communications. The register map CRC operates continuously in the background to detect unintended changes to the register settings after the initial settings are uploaded. The open-drain ERROR output pin asserts low when an ADC error is detected.

Eight general-purpose input/output (GPIO) pins are available. Two GPIOs have standalone functionality and six GPIO are multiplexed with the frame-sync data port DIN and DOUT pins.

The AVDD1 supply voltage powers the precharge buffers and the input sampling switches. AVDD2 powers the modulator with an internal voltage regulator. The IOVDD supply voltage is the digital I/O voltage and also powers the digital core with a second voltage regulator. The internal regulators reduce overall power consumption and maintain consistent levels of device performance.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Inputs (AINP, AINN)

The analog inputs of each ADC channel are differential, with the input defined as a difference voltage: $V_{IN} = \pm (V_{AINP} - V_{AINN})$. For best performance, drive the input with a differential signal with the common-mode voltage centered to mid-supply ($(AVDD1 + AVSS) / 2$).

The ADC accepts either unipolar or bipolar input signals by configuring AVDD1 and AVSS accordingly. 图 7-1 illustrates an example of a differential signal in unipolar supply configuration. Symmetric input voltage headroom is provided when the common-mode voltage is at mid-supply ($AVDD1 / 2$). For unipolar operation, use AVDD1 = 5V and AVSS = 0V (mid- and low-speed modes offer the option of reduced AVDD1 supply voltage). The VCM pin provides a buffered common-mode voltage to level-shift the signal voltage in the external driver stage.

图 7-2 illustrates an example of a differential signal in bipolar supply configuration. The common-mode voltage of the signal is normally = 0V. For bipolar operation, use AVDD1 and AVSS = $\pm 2.5V$ (mid- and low-speed modes offer the option of reduced AVDD1 - AVSS supply voltage).




图 7-1. Unipolar Differential Input Signal




图 7-2. Bipolar Differential Input Signal

In both bipolar and unipolar configurations, the ADC accepts single-ended input signals by tying the AINN input to AVSS, ground, or to mid-supply. However, because AINN is a fixed voltage, the full differential input swing range is lost. Thus, the ADC dynamic range is limited to the voltage swing of the AINP input ($\pm 2.5\text{V}$ or 0V to 5V for a 5V supply).

The circuit of 图 7-3 shows the simplified analog input circuit of each ADC channel. Diodes protect the ADC inputs from electrostatic discharge (ESD) events that occur during the manufacturing process and during printed circuit board (PCB) assembly when manufactured in an ESD-controlled environment. If the inputs are driven below $\text{AVSS} - 0.3\text{V}$, or above $\text{AVDD1} + 0.3\text{V}$, the protection diodes potentially conduct. If these conditions are possible, use external clamp diodes, series resistors, or both to limit the input current to the specified value.




图 7-3. Analog Input Circuit

The input multiplexers of each ADC channel are independently configurable. The multiplexer offers the option of normal or reverse input signal polarities. The multiplexer test modes help verify ADC performance and provide diagnostic tests. The offset test mode verifies noise and offset errors by shorting the internal inputs to the mid-supply voltage. The resulting noise and offset voltage data are evaluated by the user. The full-scale input of each ADC channel is tested for gain error by selecting the $-V_{\text{REF}}$ or V_{REF} internal connection. The V_{REF} test signals are at the ADC full-scale signal range. Thus, reduce the value of the digital gain scale registers or program the extended range mode to avoid clipped output codes. The CMRR test mode verifies CMRR performance by

applying a dc or ac test signal to the AINP or AINN inputs. The resulting CMRR test data are evaluated by the user.

表 7-1 shows the switch configurations of the input multiplexer circuit of 图 7-3.

表 7-1. Input Multiplexer Configurations

CH _n _MUX[2:0] BITS	SWITCHES	DESCRIPTION
000b	S ₁ , S ₄	Normal polarity input
001b	S ₂ , S ₃	Reverse polarity input
010b	S ₉ , S ₁₀	Input short for offset voltage and noise test
011b	S ₁ , S ₁₀	Input short using a signal applied to AINP _n for CMRR test
100b	S ₄ , S ₁₀	Input short using a signal applied to AINN _n for CMRR test
101b	S ₆ , S ₇	- FS dc signal for gain test
110b	S ₅ , S ₈	+FS dc signal for gain test
111b	S ₅ , S ₈	+FS dc signal for gain test

The input sampling capacitor C_{IN} is part of the simplified input sampling network denoted by the dashed box in 图 7-3. The instantaneous charge demand of C_{IN} requires the signal to settle within a half cycle at the modulator frequency $t = 1 / (2 \cdot f_{MOD})$. To satisfy this requirement, the driver bandwidth is typically much larger than the original signal frequency. The bandwidth of the driver is determined as sufficient when the THD and SNR data sheet performance are achieved. Because the modulator sampling rate is eight times slower in low-speed mode compared to high-speed mode, more time is available for driver settling.

The charge required by the input sampling capacitor is modeled as an average input current of the ADC inputs. As shown in 方程式 15 and 方程式 16, the input current is comprised of differential and absolute components.

$$\text{Input Current (Differential Input Voltage)} = f_{MOD} \cdot C_{IN} \cdot 10^6 \text{ (}\mu\text{A/V)} \quad (15)$$

where:

- $f_{MOD} = f_{CLK} / 2$
- $C_{IN} = 7.4\text{pF}$ (1x input range), 3.6pF (2x input range)

$$\text{Input Current (Absolute Input Voltage)} = f_{MOD} \cdot C_{CM} \cdot 10^6 \text{ (}\mu\text{A/V)} \quad (16)$$

where:

- $f_{MOD} = f_{CLK} / 2$
- $C_{CM} = 0.35\text{pF}$ (1x input range), 0.17pF (2x input range)

For $f_{MOD} = 12.8\text{MHz}$ (high-speed mode), $C_{IN} = 7.4\text{pF}$ and $C_{CM} = 0.3\text{pF}$. The input current resulting from the differential voltage is $95 \mu\text{A/V}$ and the input current resulting from the absolute voltage is $4.5 \mu\text{A/V}$. For example, if $\text{AINP}_n = 4.5\text{V}$ and $\text{AINN}_n = 0.5$, then $V_{IN} = 4\text{V}$. The total AINP_n input current = $(4\text{V} \cdot 95 \mu\text{A/V}) + (4.5\text{V} \cdot 4.5 \mu\text{A/V}) = 400 \mu\text{A}$. The total AINN_n current is $(-4\text{V} \cdot 95 \mu\text{A/V}) + (0.5 \cdot 4.5 \mu\text{A/V}) = -378 \mu\text{A}$.

The device incorporates input precharge buffers to significantly reduce the charge required by capacitor C_{IN}. In operation, near the end of the sampling phase, capacitor C_{IN} is nearly fully charged by the precharge buffers. The buffers are disconnected (S₁₁ and S₁₂ of 图 7-3 in up positions) to allow the external driver to provide the fine charge to the capacitor. When the sample phase is completed, the sampling capacitor is discharged to complete the cycle, at which time the sample process repeats. The operation of the precharge buffers reduces the input current by 99%, and in many cases leads to improved THD and SNR performance. The precharge buffers are enabled by the CH_n_BUFP and CH_n_BUFN bits of the CH_n_CFG1 register. If the AINN input of any channel is tied to ground or to a low-impedance source, disable the AINN buffer to reduce power consumption. A single-ended input application is an example of a low-impedance source.

7.3.1.1 Input Range

The ADC channels have independent input ranges defined as $V_{IN} = \pm V_{REF}$ or as $V_{IN} = \pm 2V_{REF}$. The $\pm 2V_{REF}$ input range doubles the usable input range when using a 2.5V reference voltage. The $\pm 2V_{REF}$ input range typically improves dynamic range by +1dB. However, the inputs are required to be driven to the 5V AVDD1 supply rails to achieve full dynamic range (with a 2.5V reference voltage). Compared to operation with a 2.5V reference voltage, dynamic range performance improves with 4.096V (+4dB) or 5V (+6dB) reference voltages. The $\pm 2V_{REF}$ range selection is internally forced to the $\pm V_{REF}$ range when the high-reference range is selected (used for 4.096V or 5V reference voltages). See the CHn_INP_RNG bits of the CHn_CFG1 registers to program the input range.

In some user configurations, the available input range exceeds the power supply voltage. An example is when using a 3V AVDD1 power supply with a 2.5V reference voltage in the $\pm 2V_{REF}$ mode.

The ADC channels have the option of changing the signal range to an extended operating mode. In extended mode, the signal range increases 25%, providing additional headroom for the signal. Output data are scaled such that the positive and negative full-scale output codes (7FFFFFh and 800000h) occur at:

$$V_{IN} = \pm 1.25 \times k \times V_{REF} \quad (17)$$

where:

- $k = 1$ or 2 , depending on the $\pm V_{REF}$ or $\pm 2V_{REF}$ range option

See the CHn_CFG1 register to program the extended range option.

When the signal exceeds 110% standard full-scale range (in the extended range mode), the ADC still provides valid conversions, but SNR performance degrades. This point of the modulator saturation is where noise increases. The MOD_FLAG bit of the frame-sync STATUS byte indicates when modulator saturation is occurring. See the [Frame-Sync STATUS byte](#) for details. 图 7-4 shows SNR performance versus input amplitude in the extended range operation.




图 7-4. Extended Range SNR Performance

7.3.2 Reference Voltage (REFP, REFN)

A reference voltage is required for operation. The reference voltage input is differential, defined as: $V_{REF} = V_{REFP} - V_{REFN}$, and is applied to the REFP and REFN inputs. All ADC channels use the same reference voltage. See the [Reference Voltage Range](#) section for details of the reference voltage operating range.

As shown in [图 7-5](#), the reference input sampling structure is similar to the analog input structure. ESD diodes protect the reference inputs and turn on when the reference pin voltage thresholds are exceeded. To keep these diodes off, make sure the reference pin voltages do not go below AVSS by more than 0.3V or above AVDD1 by 0.3V. If these conditions are possible, use external clamp diodes, series resistors, or both to limit the input current to the specified value.




图 7-5. Reference Input Circuit

The reference voltage is sampled by a sampling capacitor C_{REF} . In unbuffered mode, current flows through the reference inputs to charge the sampling capacitor. The current consists of a dc component and an ac component that varies with the frequency of the modulator sampling clock. See the [Electrical Characteristics](#) table for the reference input current specification.

Charging the reference sampling capacitor requires the external reference driver to settle at the end of the sample phase $t = 1 / (2 \cdot f_{MOD})$. Incomplete settling of the reference voltage increases gain error and gain error drift. Operation in the lower speed mode reduces the modulator sampling clock frequency, therefore allowing more time for the reference driver to settle.

A precharge buffer option is available for the REFP input to reduce the charge drawn by the sampling capacitor. The precharge buffer provides the coarse charge for the reference sampling capacitor C_{REF} . Halfway through the sample phase, the precharge buffer is bypassed (S_1 is in an up position as demonstrated in [图 7-5](#)). At this time, the external driver provides the fine charge to the sampling capacitor. Because the buffer reduces the charge demand of the sampling capacitor, the bandwidth requirement of the external driver is greatly reduced. The sampling current through the REFN input is not reduced by the REFP buffer.

Many applications either ground REFN, or connect REFN to AVSS. A precharge buffer for REFN is not necessary for these cases. For applications when REFN is not a low-impedance source, consider buffering the REFN input.

7.3.2.1 Reference Voltage Range

Optimize ADC performance by selecting two reference voltage ranges: the low-reference range and high-reference range. Program the reference range to match the applied reference voltage, such as 2.5V or 4.096V. The low-reference operating range is 0.5V to 2.75V, and the high-reference operating range is 1V up to the AVDD1 – AVSS power supply limit. For best performance where the ranges overlap, such as reference voltage = 2.5V, use the low-reference range. Program the REF_RNG bit of the [GEN_CFG1](#) register to the appropriate reference voltage range. When the high-reference range is selected, the input range is internally forced to $V_{IN} = \pm V_{REF}$.

7.3.3 Clock Operation

图 7-6 shows the block diagram of the ADC clock input circuit. The external (CLKIN pin) or internal clock oscillator signal is selected by the input clock multiplexer and is routed to all ADC channels. The clock dividers program the appropriate ADC clock frequency (f_{CLK}) and the frame-sync port DCLK frequency (f_{DCLK}). f_{CLK} is divided by 2 to derive the modulator sampling clock frequency (f_{MOD}). f_{CLK} is also divided by 32 to drive a free-running counter for the user-based clock signal diagnostics (CLK_CNT register).




图 7-6. Clock Block Diagram

表 7-2 shows the nominal clock frequencies corresponding to the ADC speed mode and the resulting data rates (OSR at minimum value).

表 7-2. ADC Clock Frequency

SPEED MODE	CLOCK FREQUENCY (f_{CLK})	MAXIMUM DATA RATE (f_{DATA})	
		WIDEBAND FILTER	LOW-LATENCY FILTER
Max speed	32.768MHz	512kSPS	1365.3
High speed	25.6MHz	400kSPS	1066.6
Mid speed	12.8MHz	200kSPS	533.3
Low speed	3.2MHz	50kSPS	133.333

7.3.3.1 Internal Oscillator

The ADC provides an internal oscillator for use as the ADC clock. Because of the associated high level of clock jitter, the internal oscillator is only recommended for measuring dc signals. Operate the ADC with an external clock signal for measuring ac signals. In SPI programming mode, default operation is the internal oscillator. In the hardware programming mode, external clock operation is fixed. Because the internal oscillator frequency is 25.6MHz, program the ADC clock divider to configure the ADC clock frequency corresponding to the speed mode.

The internal oscillator is only available through SPI programming. When changing the clock mode from an external clock to the internal oscillator, maintain the external clock after changing the clock mode. Maintain the clock mode for at least four cycles after the SPI register write command that changed the clock mode completes. After the clock mode changes, the ADC ignores the control inputs (the START and RESET pins) for a period of 150 μ s. This period of time allows the internal oscillator to stabilize.

7.3.3.2 External Clock

The ADC provides the option of an external clock input. In the hardware programming mode, operation is fixed to the external clock input. In SPI programming mode, the external clock mode is selected by applying the clock signal to the CLKIN pin. The CLK_SEL bit is then programmed to 1b. If necessary, program the ADC clock divider to configure the ADC clock frequency appropriate to the speed mode. For example, divide a 25.6MHz

clock input frequency by 8 to configure the clock frequency to 3.2MHz for the low-speed mode. This configuration allows the DCLK frequency of the FSYNC data port to operate at 25.6MHz.

Decrease the clock frequency from the nominal frequency to yield specific data rates between the programmable OSR values. When doing so, the conversion noise at the new frequency is the same as the original frequency. Reducing the conversion noise is only possible by increasing the OSR value or changing the speed or filter modes.

Clock jitter results in timing variations of the modulator sampling that leads to degraded SNR performance. A low-jitter clock is essential to meet data sheet SNR performance. For example, with a 200kHz signal frequency, an external clock with < 10ps (rms) jitter is required. For lower signal frequencies, the clock jitter is relaxed by - 20dB per decade of signal frequency reduction. For example, with $f_{IN} = 20\text{kHz}$, a clock with 100ps jitter is acceptable. Many types of RC oscillators exhibit high levels of jitter that are to be avoided for ac signal measurement. Instead, use a crystal oscillator or low-jitter integrated circuit oscillator clock sources. Avoid ringing at the clock input. A series resistor placed at the output of the clock buffer often helps reduce ringing.

7.3.4 Power Supplies

The ADS127L1x has three analog power supplies (AVDD1, AVSS, and AVDD2) and one digital power supply (IOVDD). The power supplies are able to be sequenced in any order and are tolerant of slow or fast ramp rates. However, do not allow the analog or digital inputs to exceed the respective AVDD1 and AVSS (analog) or IOVDD (digital) power-supply voltage. 表 7-3 shows the ADC power-supply options. Power-supply voltage values shown are nominal.

表 7-3. Power-Supply Options (Nominal)

SPEED MODE	SUPPLY CONFIGURATION	AVDD1 - DGND	AVSS - DGND	AVDD2 - DGND	IOVDD - DGND
Max speed	Unipolar	5V	0V	1.8V to 5V	1.8V
	Bipolar	2.5V	- 2.5V	0V to 2.5V	1.8V
High speed	Unipolar	5V	0V	1.8V to 5V	1.8V
	Bipolar	2.5V	- 2.5V	0V to 2.5V	1.8V
Mid speed	Unipolar	3.3V to 5V	0V	1.8V to 5V	1.8V
	Bipolar	1.65V to 2.5V	- 1.65V to - 2.5V	0.15V to 2.5V	1.8V
Low speed	Unipolar	3V to 5V	0V	1.8V to 5V	1.8V
	Bipolar	1.5V to 2.5V	- 1.5V to - 2.5V	0.3V to 2.5V	1.8V

7.3.4.1 AVDD1 and AVSS

AVDD1 and AVSS are analog supply voltages that power the precharge buffers and the modulator sampling switches. Configure the ADC for bipolar operation (such as $\pm 2.5\text{V}$ power supplies), or for unipolar operation (such as AVDD1 = 5V and AVSS = DGND). The mid- and low-speed operating modes offer the option of reducing AVDD1. See the [Specifications](#) section for details.

7.3.4.2 AVDD2

AVDD2 is an analog supply voltage that powers the modulator core. To simplify the number of power supplies, connect AVDD2 to AVDD1, or operate AVDD2 at a reduced voltage to lower power consumption.

7.3.4.3 IOVDD

IOVDD is the digital power-supply voltage for the device I/O pins. IOVDD is also internally regulated to power the digital core. The voltage level of IOVDD is independent of the analog supply configuration.

7.3.4.4 Power-On Reset (POR)

The ADC uses power-supply monitors to detect supply power-on and brownout events. Power-up or power-cycling the IOVDD supply results in device reset. Power-up or power-cycling the analog power supplies do not result in reset.

图 7-7 shows the IOVDD and CAPD power-on voltage thresholds. When the voltages are above these thresholds, the ADC is released from reset after a time delay of $t_{d(RSSC)}$. If the START pin is high, the ADC starts the conversion process and supplies data to the data port. The POR_FLAG bit of the SPI STATUS register and the PWR_FLAG of the data port header byte indicate the device POR. Write 1b to clear the POR_FLAG to clear the flags and detect the next POR event. The PWR_FLAG of the data port status byte is disabled in hardware programming mode.




图 7-7. Digital Supply Threshold

图 7-8 shows the analog power supply power-on thresholds. Four monitors are used for four supply conditions (AVDD1 - DGND), (AVDD1 - AVSS), (AVDD2 - AVSS), and (CAPA - AVSS). The ALV_FLAG bit (SPI STATUS register) and the PWR_FLAG (data port header byte) are set when any analog power voltage falls below the threshold level. Write 1b to the ALV_FLAG bit to clear the flags to detect the next analog supply low-voltage condition. Power cycling the analog power supplies does not reset the ADC. Because a low voltage on the IOVDD supply also resets the internal analog LDO (CAPA), the analog low-voltage flag (ALV_FLAG) is also set. The PWR_FLAG of the data port status byte is disabled in hardware programming mode.




图 7-8. Analog Supply Threshold

7.3.4.5 CAPA and CAPD

CAPA and CAPD are the output voltages of the internal voltage regulators. These voltages are used for internal operation but are not designed for external loads. The 1.6V CAPA pin requires a 1 μ F capacitor connected to AVSS. The 1.35V CAPD pin requires a 1 μ F capacitor connected to DGND.

7.3.5 VCM Output Voltage

The VCM pin is a buffered output voltage equal to the midpoint of AVDD1 and AVSS. The VCM voltage offsets the voltage level of the signal to meet the ADC input range requirement, commonly to offset the signal of a fully differential amplifier (FDA). The VCM output is enabled by the VCM bit of the GEN_CFG1 register. If VCM is not used, leave the pin unconnected and disabled.

7.3.6 GPIO

The ADC provides eight general-purpose, digital input/output (GPIO) pins. The GPIO voltage levels are IOVDD and DGND. 图 7-9 shows the GPIO block diagram.




图 7-9. GPIO Block Diagram

The GPIO pins are enabled by the **GPIO EN** register and are programmable as inputs or outputs by the **GPIO DIR** register. The GPIO pins are read by the **GPIO RD** register and written by the **GPIO WR** register. When programmed as an output, a GPIO read register operation returns the value of the GPIO *pin* voltage. The GPIO pins are multiplexed pins with other functions, and if enabled, have highest priority over other functions. As with all digital inputs, do not let the GPIO pins float when programmed as an input. 图 7-10 shows the GPIO pin locations.




图 7-10. GPIO Pins (ADS127L14 pins shown)

7.3.7 Modulator

The modulator is a switched-capacitor, third-order architecture achieving excellent noise and linearity performance while maintaining low power consumption. As with most modulators, when overranged with a high amplitude signal or with an out-of-band signal, modulator saturation potentially occurs. When saturated, the in-band signal still converts, however the noise floor increases. 图 7-11 illustrates the amplitude limit for out-of-band signals to avoid modulator saturation and increased noise. The amplitude limit for dc and in-band signals is 1dB above full-scale range.




图 7-11. Amplitude Limit to Avoid Modulator Saturation

Modulator saturation is reported by the MOD_FLAG bit of the data port status header of each channel. Saturation is latched during the conversion period and updated for each new conversion. Use an analog filter at the ADC inputs to filter the out-of-band signals to prevent increased noise. The [Typical Application](#) section shows an example of a fourth-order bandwidth limiting antialias filter.

7.3.8 Digital Filter

The digital filter bandwidth-limits (filters) and decimates (data rate reduction) the modulator low-resolution data to yield the high-resolution, lower-speed ADC output data. The selectable oversampling ratio (OSR) determines the amount of filtering and decimation that affects signal bandwidth, in-band noise, and the ADC data rate. The ADC data rate is defined by: $f_{\text{DATA}} = f_{\text{MOD}} / \text{OSR}$.

The ADC provides the option of two filter types: the wideband filter and the low-latency filter. The filter option optimizes either the frequency characteristics (wideband filter) or the time-domain characteristics (low-latency filter). Program the ADC channels to the same filter type, however different data rates are allowed. Make sure that the data rates between the channels are in ratios of 2^n , where $n = 0, 1, 2, 3$, and so on. The filter type for each channel is programmable by the [CH_n_CFG2](#) registers, where n = channel number.

7.3.8.1 Wideband Filter

The wideband filter is a multistage FIR design featuring linear phase response, low pass-band ripple, narrow transition band, and high stop-band attenuation. Because of these characteristics, the filter is designed for measuring ac and dc signals. The ADC provides eight programmable values of OSR and four speed modes, offering a range of data rate, resolution and data rate options.

图 7-12 through 图 7-16 illustrate the frequency response of the wideband filter. 图 7-12 shows the pass-band ripple. 图 7-13 shows the detailed frequency response at the transition band.




图 7-12. Wideband Filter Pass-Band Ripple




图 7-13. Wideband Filter Transition Band

图 7-14 shows the frequency response to f_{DATA} for $\text{OSR} \geq 64$. The stop band begins at $f_{\text{DATA}} / 2$ to prevent aliasing at the Nyquist frequency. 图 7-15 shows the stop-band attenuation to f_{MOD} for $\text{OSR} = 32$. In the stop-band region, out-of-band input frequencies mix with multiples of the $f_{\text{MOD}} / 32$ chop frequency. This process creates a pattern of stop-band response peaks that exceed the attenuation provided by the digital filter. The width of the response peaks is twice the filter bandwidth. Stop-band attenuation is improved when used in conjunction with an antialias filter at the ADC input.




图 7-14. Wideband Filter Frequency Response




图 7-15. Wideband Filter Stop-Band

图 7-16 shows the filter response centered at f_{MOD} , where the filter response repeats. If not removed by an antialiasing filter, input frequencies at f_{MOD} appear as aliased frequencies in the pass band. Aliasing also occurs by input frequencies occurring at multiples of f_{MOD} . These frequency bands are defined by:

$$\text{Alias frequency bands: } (N \cdot f_{\text{MOD}}) \pm f_{\text{BW}} \quad (18)$$

where:

- $N = 1, 2, 3$, and so on
- f_{MOD} = Modulator sampling frequency
- f_{BW} = Filter bandwidth




图 7-16. Wideband Filter Frequency Response Centered at f_{MOD}

The group delay of the filter is the time for a signal to propagate from the input to the output of the filter. Because the filter is a linear-phase design, the envelope of a multifrequency complex signal is undistorted by filter

processing. The group delay (expressed in units of time) is constant versus signal frequency and is equal to $34 / f_{\text{DATA}}$. Be aware that after a step input is applied to the ADC inputs, fully settled data occurs 68 data periods later. 图 7-17 shows the filter group delay ($34 / f_{\text{DATA}}$) and the settling time for a step input ($68 / f_{\text{DATA}}$).




图 7-17. Wideband Filter Step Response

The digital filter is restarted when the ADC is synchronized. After synchronization, the ADC either discards 68 conversion results to account for filter settling, or immediately outputs unsettled data. The DP_MODE bit the DP_CFG1 register selects the option used. In settled-data mode, there is no need to discard data. The *Latency Time* column of 表 7-4 lists the time for the first data to appear. If a step input occurs asynchronous to the conversion period, then the next 69 conversions are partially settled data.

表 7-4. Wideband Filter Characteristics

MODE	f_{CLK} (MHz)	OSR	DATA RATE (kSPS)	- 0.1dB FREQUENCY (kHz)	- 3dB FREQUENCY (kHz)	LATENCY TIME ¹ (μ s)
Max speed	32.768	32	512	211.2	223.9	133.2
High speed	25.6		400	165	174.96	170.6
Mid speed	12.8		200	82.5	87.48	341.2
Low speed	3.2		50	20.63	21.87	1364.8
Max speed	32.768	64	256	105.6	112.0	266.0
High speed	25.6		200	82.5	87.48	340.6
Mid speed	12.8		100	41.25	43.74	681.2
Low speed	3.2		25	10.31	10.94	2724.8
Max speed	32.768	128	128	52.8	55.99	531.6
High speed	25.6		100	41.25	43.74	680.6
Mid speed	12.8		50	20.63	21.87	1361.2
Low speed	3.2		12.5	5.1562	5.468	5444.8
Max speed	32.768	256	64	26.4	28.00	1062.87
High speed	25.6		50	20.625	21.87	1360.6
Mid speed	12.8		25	10.31	10.93	2721.2
Low speed	3.2		6.25	2.578	2.734	10884.8
Max speed	32.768	512	32	13.2	14.00	2125.37
High speed	25.6		25	10.312	10.935	2720.6
Mid speed	12.8		12.5	5.156	5.467	5441.2
Low speed	3.2		3.125	1.289	1.367	21764.8

表 7-4. Wideband Filter Characteristics (续)

MODE	f _{CLK} (MHz)	OSR	DATA RATE (kSPS)	- 0.1dB FREQUENCY (kHz)	- 3dB FREQUENCY (kHz)	LATENCY TIME ¹ (μs)
Max speed	32.768	1024	16	6.6	7.998	4250.4
High speed	25.6		12.5	5.156	5.467	5440.6
Mid speed	12.8		6.25	2.578	2.734	10881.2
Low speed	3.2		1.5625	0.645	0.6834	43524.8
Max speed	32.768	2048	8	3.3	3.499	8500.4
High speed	25.6		6.25	2.578	2.734	10880.6
Mid speed	12.8		3.125	1.289	1.367	21761.2
Low speed	3.2		0.78125	0.322	0.3417	87044.8
Max speed	32.768	4096	4	1.65	1.750	17000.4
High speed	25.6		3.125	1.289	1.367	21760.6
Mid speed	12.8		1.5625	0.645	0.6834	43521.1
Low speed	3.2		0.390625	0.161	0.1709	174084.8

(1) Latency time increases by 8 / f_{CLK} (μs) when the analog input buffers are enabled.

7.3.9 Low-Latency Filter (Sinc)

The low-latency filter is a cascaded-integrator-comb (CIC) topology with the attribute of minimal delay (latency) as the input data propagates through the filter. The CIC filter is otherwise known as a sinc filter because of the characteristic sinx/x (sinc) frequency response. The device offers the choice of four sinc filter configurations: sinc4, sinc4 + sinc1, sinc3, and sinc3 + sinc1. These configurations provide trade-offs of acquisition time, noise performance, and line-cycle rejection.

Latency time is measured from the time of device synchronization to the rising edge of FSYNC, at which time settled data are available. The latency time is shorter compared to the wideband filter, making the filter useful for fast acquisition of dc signals. There is no need to discard data because the data are settled. Detailed latency data for each sinc filter mode are given in [Sinc4 Filter](#) through [Sinc3 + Sinc1 Filter](#).

If the input signal is changed without synchronizing the ADC, then the next several conversions are partially settled. The number of conversions required for fully settled data is determined by rounding the latency time value to the next whole number of conversion periods.

方程式 19 shows the general expression of the sinc-filter frequency response. For single-stage sinc filter options (for example, the single-stage sinc3 or sinc4 filter), the second stage is not used.

$$|H(f)| = \left| \frac{\sin \left[\frac{A\pi f}{f_{\text{MOD}}} \right]}{A \sin \left[\frac{\pi f}{f_{\text{MOD}}} \right]} \right|^n \cdot \left| \frac{\sin \left[\frac{B\pi f}{f_{\text{MOD}}} \right]}{B \sin \left[\frac{\pi f}{f_{\text{MOD}}} \right]} \right| \quad (19)$$

where:

- n = Stage 1 filter order (3 or 4)
- f = Signal frequency
- A = Stage 1 OSR
- B = Stage 2 OSR
- f_{MOD} = f_{CLK} / 2

7.3.9.1 Sinc4 Filter

The sinc4 filter performs averaging and decimation of the modulator data for data rates ranging to 1365.3kSPS in max-speed mode and to 133.333 kSPS in low-speed mode. Increasing the OSR value decreases the ADC

data rate and simultaneously reduces signal bandwidth and total noise resulting from increased decimation and data averaging.

The amount of data averaging is reduced for OSR values equal to 12, 16, and 24. Because of this reduction, full 24-bit output data resolution is not available. 表 7-5 summarizes the output data resolution for these OSR values.

表 7-5. Sinc4 Data Resolution

OSR	RESOLUTION (Bits)
12	19
16	20
24	23
≥32	24

表 7-6 lists the sinc4 filter characteristics.

表 7-6. Sinc4 Filter Characteristics

MODE	f _{CLK} (MHz)	OSR	DATA RATE (kSPS)	- 3-dB FREQUENCY (kHz)	LATENCY TIME (μs)
Max speed	32.768	12	1365.3	310.2	3.30
High speed	25.6		1066.6	242.3	4.38
Mid speed	12.8		533.3	121.2	8.75
Low speed	3.2		133.33	30.3	35
Max speed	32.768	16	1024	232.7	4.27
High speed	25.6		800	181.8	5.63
Mid speed	12.8		400	90.9	11.3
Low speed	3.2		100	22.7	45
Max speed	32.768	24	682.67	155.1	6.23
High speed	25.6		533.3	121.2	8.13
Mid speed	12.8		266.67	60.6	16.3
Low speed	3.2		66.67	15.1	65
Max speed	32.768	32	512	116.3	8.18
High speed	25.6		400	90.9	10.6
Mid speed	12.8		200	45.4	21.3
Low speed	3.2		50	11.4	85
Max speed	32.768	64	256	58.2	16.0
High speed	25.6		200	45.4	20.6
Mid speed	12.8		100	22.7	41.3
Low speed	3.2		25	5.68	165
Max speed	32.768	128	128	29.1	31.6
High speed	25.6		100	22.7	40.6
Mid speed	12.8		50	11.4	81.3
Low speed	3.2		12.5	2.84	325
Max speed	32.768	256	64	14.5	62.9
High speed	25.6		50	11.4	80.6
Mid speed	12.8		25	5.68	161
Low speed	3.2		6.25	1.42	645

表 7-6. Sinc4 Filter Characteristics (续)

MODE	f _{CLK} (MHz)	OSR	DATA RATE (kSPS)	- 3-dB FREQUENCY (kHz)	LATENCY TIME (μs)
Max speed	32.768	512	32	7.27	125
High speed	25.6		25	5.68	161
Mid speed	12.8		12.5	2.84	321
Low speed	3.2		3.125	0.710	1285
Max speed	32.768	1024	16	3.64	250
High speed	25.6		12.5	2.84	321
Mid speed	12.8		6.25	1.42	641
Low speed	3.2		1.5625	0.355	2565
Max speed	32.768	2048	8	1.82	500
High speed	25.6		6.25	1.42	641
Mid speed	12.8		3.125	0.710	1281
Low speed	3.2		0.7813	0.178	5125
Max speed	32.768	4096	4	0.909	1000
High speed	25.6		3.125	0.710	1281
Mid speed	12.8		1.563	0.355	2561
Low speed	3.2		0.391	0.089	10245

图 7-18 和 图 7-19 显示 sinc4 滤波器频率响应在 OSR = 32 时的情况。频率响应由一系列在离散频率处发生的响应零点组成。这些零点频率发生在 f_{DATA} 的倍数处。在零点频率处，滤波器的增益为零。整体频率响应的折叠图像出现在 f_{MOD} 的倍数处，如图 7-19 的频率图所示。衰减在输入频率接近 $n \times f_{\text{MOD}}$ ($n = 1, 2, 3$, 等等) 时不提供。如果存在这些频率，别名会在通带中出现。




图 7-18. Sinc4 Frequency Response (OSR = 32)




图 7-19. Sinc4 Frequency Response to f_{MOD} (OSR = 32)

7.3.9.2 Sinc4 + Sinc1 Cascade Filter

The sinc4 + sinc1 filter is the cascade of a sinc4 and a sinc1 filter section. The fixed OSR = 32 of the sinc4 stage multiplied by the programmable OSR of the sinc1 stage determines the ADC output data rate. The sinc4 + sinc1 filter mode has comparably less latency time than that of the single-stage sinc4 filter. 表 7-7 总结了 sinc4 + sinc1 滤波器特性。

表 7-7. Sinc4 + Sinc1 Cascade Filter Characteristics

MODE	f_{CLK} (MHz)	OSR (A × B) ²	DATA RATE (kSPS)	- 3dB FREQUENCY (kHz)	LATENCY TIME (μs) ¹
Max speed	32.768	64 (32 × 2)	256	87.49	10.26
High speed	25.6		200	68.35	13.13
Mid speed	12.8		100	34.18	26.26
Low speed	3.2		25	8.544	105.04
Max speed	32.768	128 (32 × 4)	128	52.44	14.16
High speed	25.6		100	40.97	18.13
Mid speed	12.8		50	20.49	36.26
Low speed	3.2		12.5	5.121	145.04
Max speed	32.768	320 (32 × 10)	51.2	22.36	25.88
High speed	25.6		40	17.47	33.13
Mid speed	12.8		20	8.735	66.26
Low speed	3.2		5	2.184	265.04
Max speed	32.768	640 (32 × 20)	25.6	11.28	45.41
High speed	25.6		20	8.814	58.13
Mid speed	12.8		10	4.407	116.26
Low speed	3.2		2.5	1.102	465.04
Max speed	32.768	1280 (32 × 40)	12.8	5.658	84.48
High speed	25.6		10	4.420	108.13
Mid speed	12.8		5	2.210	216.26
Low speed	3.2		1.25	0.552	865.04
Max speed	32.768	3200 (32 × 100)	5.12	2.266	201.66
High speed	25.6		4	1.770	258.13
Mid speed	12.8		2	0.885	516.26
Low speed	3.2		0.5	0.221	2065.0
Max speed	32.768	6400 (32 × 200)	2.56	1.133	396.98
High speed	25.6		2	0.885	508.13
Mid speed	12.8		1	0.443	1016.26
Low speed	3.2		0.25	0.111	4065.04
Max speed	32.768	12800 (32 × 400)	1.28	0.566	787.60
High speed	25.6		1	0.442	1008.13
Mid speed	12.8		0.5	0.221	2016.26
Low speed	3.2		0.125	0.055	8065.04
Max speed	32.768	32000 (32 × 1000)	0.512	0.226	1959.47
High speed	25.6		0.4	0.177	2508.13
Mid speed	12.8		0.2	0.089	5016.26
Low speed	3.2		0.05	0.022	20065.04

(1) Latency time increases by $8 / f_{CLK}$ (μs) when the analog input buffers are enabled.

(2) A = First stage OSR, B = Second stage OSR.

图 7-20 illustrates the frequency response of the sinc4 + sinc1 filter for three OSR values. The combined frequency response is the overlay response of the sinc1 filter to the sinc4 filter. For low values of OSR, the response profile is dominated by the rolloff of the sinc4 filter. Nulls in the frequency response occur at $n \cdot f_{DATA}$, $n = 1, 2, 3$, and so on. At the null frequencies, the filter has zero gain.




图 7-20. Sinc4 + Sinc1 Frequency Response

7.3.9.3 Sinc3 Filter

The sinc3 filter mode is a single-stage filter. Relatively high values of OSR provide line-cycle rejection for data rates of 400SPS, 60SPS, and 50SPS. Because of the large width of the frequency response notch, excellent line-frequency NMRR and CMRR is achieved with this filter. 表 7-8 summarizes the characteristics of the sinc3 filter.

表 7-8. Sinc3 Filter Characteristics

MODE	f _{CLK} (MHz)	OSR	DATA RATE (SPS)	-3dB FREQUENCY (Hz)	LATENCY (ms)	NMRR AT FIRST NULL (dB)	
						2% CLOCK TOLERANCE	6% CLOCK TOLERANCE
Max speed	32.768	26667	614.4	161.3	4.88	100	71
High speed	25.6		480	126	6.25		
Mid speed	12.8		240	63	12.5		
Low speed	3.2		60	15.7	50.0		
Max speed	32.768	32000	512	134	5.86	100	71
High speed	25.6		400	105	7.50		
Mid speed	12.8		200	252	15		
Low speed	3.2		50	13.1	60.0		

图 7-21 shows the frequency response of the sinc3 filter (OSR = 32000). 图 7-22 shows the detailed response in the region of 0.9 to $1.1 \cdot f_{IN} / f_{DATA}$.




图 7-21. Sinc3 Frequency Response
(OSR = 32000)




图 7-22. Detail Sinc3 Frequency Response (OSR =
32000)

7.3.9.4 Sinc3 + Sinc1 Filter

The sinc3 + sinc1 filter mode is the cascade of the sinc3 and the sinc1 filter. The OSR of the sinc3 stage is fixed (32000) and the OSR of the sinc1 stage is programmable to 3 and 5. 表 7-9 summarizes the characteristics of the sinc3 + sinc1 filter.

表 7-9. Sinc3 + Sinc1 Filter Characteristics

MODE	f _{CLK} (MHz)	OSR (A × B) (1)	DATA RATE (SPS)	–3dB FREQUENCY (Hz)	LATENCY (ms)	NMRR AT FIRST NULL (dB)	
						2% CLOCK TOLERANCE	6% CLOCK TOLERANCE
Max speed	32.768	96000 (32000 × 3)	170	69	9.76	34	26
High speed	25.6		133.3	54	12.5		
Mid speed	12.8		66.6	27	25		
Low speed	3.2		16.7	6.7	100		
Max speed	32.768	160000 (32000 × 5)	102	43.5	13.7	34	26
High speed	25.6		80	34	17.5		
Mid speed	12.8		40	17	35		
Low speed	3.2		10	4.2	140		

1. A = First stage OSR, B = Second stage OSR.

图 7-23 shows the frequency response of the sinc3 + sinc1 filter. The frequency response exhibits the characteristic sinc filter response lobes and nulls. The nulls occur at f_{DATA} and at multiples thereof. 图 7-24 shows the detailed response in the region of 0.9 to $1.1 \cdot f_{\text{IN}} / f_{\text{DATA}}$.




图 7-23. Sinc3 + Sinc1 Frequency Response




图 7-24. Detail Sinc3 + Sinc1 Frequency Response

7.4 Device Functional Modes

7.4.1 Speed Modes

The ADCs have four speed modes with corresponding clock signal frequencies. Mode selection is based on the desired data rate, resolution, and device power consumption. Max-speed mode offers the maximum data rate and signal bandwidth and the low-speed mode minimizes power consumption for applications not requiring large signal bandwidths. Do not exceed the specified value of ADC clock frequency of any speed mode. See the [Clock Operation](#) section for the clock frequencies and clock divider options. All device channels use the same speed mode, as programmed by the SPEED_MODE(1:0) bits of the GEN_CFG2 register.

7.4.2 Synchronization

The ADC channels are simultaneously synchronized by the START pin or through SPI operation. If controlling conversions through SPI, keep the START pin low to avoid contention with the pin. In SPI programming mode, writing to registers in the address range of 08h through 50h causes the conversions of all channels to simultaneously restart. This address range excludes the GPIO write value, GPIO direction, and the GPIO enable registers (register addresses 0Eh, 0Fh, and 10h). A simultaneous restart results in loss of synchronization to the START signal. In this case, resynchronize the ADC channels if necessary.

The ADC has two modes for synchronization and control: *synchronized* and *start/stop* modes, each with specific functionalities. In SPI programming mode, the desired mode is programmed by the START_MODE[1:0] bits of the GEN_CFG2 register. In hardware programming mode, the synchronized control mode is the default when the wideband filter mode is selected. Start/stop mode is the default when the low-latency filter mode is selected. Synchronized control mode is not available through SPI operation.

7.4.2.1 Synchronized Control Mode

Synchronized control mode simultaneously synchronizes the ADC channels on the rising edge of START. Conversions continue whether START is high or low. Apply a single synchronizing pulse input or a continuous synchronizing clock input to the START pin.

As shown in [图 7-25](#), synchronization occurs on the first START rising edge. If the time to the next START rising edge is an n multiple of the conversion period within a $\pm 1 / f_{CLK}$ window, the ADC does not resynchronize. The value $n = 1, 2, 3$, and so on. Synchronization does not occur because the ADC conversion period is already synchronized to the period of the START signal. Conversely, if the START signal period is *not* an n multiple of the conversion period within $\pm$ one f_{CLK} cycle, the ADC channels resynchronize. There is no limit to the length of the period when using a continuous synchronizing clock input.

As a result of the digital filter processing time, a phase difference exists between the START signal and the FSYNC output signal. The phase difference varies with the OSR setting of the filter. [图 7-25](#) shows the ADC resynchronizing when the period of START input is not equal to an n multiple of the conversion period.




图 7-25. Synchronized Control Mode

7.4.2.2 Start/Stop Control Mode

Start/stop control mode gates conversions on and off. All channels are synchronized (started) by taking the START pin high or by writing 1b to the START bit of the CONTROL register. The ADC channels continue conversions until stopped by taking the START pin low, or by writing 1b to the STOP bit. When stopped, conversions in progress complete and then additional conversions are stopped. The final rising edge of the FSYNC clock signal indicates the last conversion. To restart an ongoing conversion, pulse START low to high, or write 1b to the START bit a second time. 图 7-26 shows the START control and the FSYNC output signal.




图 7-26. Start/Stop Control Mode

7.4.3 Digital Filter Settling

After the ADC channels are synchronized, data from the digital filter in the wideband filter mode are supplied immediately as unsettled data. Otherwise, data from the digital filter are delayed to wait for settled data. The mode is selected by the DP_MODE bit of the DP_CFG1 register. 图 7-27 shows the timing diagram for the two modes. Data from the low-latency filter are always settled data.




图 7-27. Settled and Unsettled Data Modes

In unsettled data mode, data are output from the digital filter when first available. The first several conversions are unsettled data for a time period equal to the filter latency time. The FLT_RDY bits of the corresponding DP_STATUS channel bytes are 0b until data are settled. FLT_RDY = 1b indicates the channel data are settled. When the OSR values between channels are different, unsettled data appears for all channels when the first conversion is ready from the fastest data channel. The RPT_DATA bit of the DP_STATUS byte is set when the data of slower channels repeats between new data of the faster channels.

In settled mode, the ADC discards all channel data until the digital filter settles. The wait time is equal to the filter latency time (see the [Digital Filter](#) section for filter latency time data). When OSR values between channels are different, the device waits for the *slowest* data channel to settle before any channel data are output. Data from the faster data channels are discarded during this time. The FLT_RDY bit of the DP_STATUS bytes are always

1b to indicate data are settled. The RPT_DATA bit of the DP_STATUS byte sets when the data of the slower channel repeats between updates of faster channels.

7.4.4 Conversion-Start Delay Time

A programmable delay time is available to delay the start of the first conversion when the START pin or START bit is asserted. After the initial delay time, subsequent conversions are not delayed. The delay time allows for settling of external components. For example, such as the voltage reference after exiting standby mode, or when the signal is switched through a multiplexer. The delay time value is global to all ADC channels and adds to the conversion latency time. See the DELAY[2:0] bits of the GEN_CFG1 register.

7.4.5 Data Averaging

The ADC supports channel-to-channel averaging to create higher resolution data from the original channel data. Averaging occurs across channels in groups of two, four, or eight, as programmed by the AVG_MODE[1:0] bits of the GEN_CFG2 register. In typical use, the signal is applied in parallel to the channels to be averaged. When the noise between channels is uncorrelated, the dynamic range improvement is (+dB) = $20 \times \log(\sqrt{n})$, where n = number of channels averaged. Program the channels to the same data rate (OSR) in average mode.

Averaging is performed after the offset, gain, and output code clip operations. Therefore, averaging is based on the final output data from each channel. If clipped data occurs in a channel, the clipped data also reflects in the averaged result. The MOD_FLAG of the DP_STATUS header is an OR of the original channel MOD_FLAG status bits. 表 7-10 shows the channel slot assignment for the new averaged data. The original channel data are not available. If desired, pack the averaged channel data the same as the original channel data (TDM mode).

表 7-10. Data Averaging Modes

CHANNEL SLOT	2-CHANNEL AVERAGING	4-CHANNEL AVERAGING	8-CHANNEL AVERAGING
CH0	Average of CH0, CH1	Average of CH0–CH3	ADS127L18: Average of CH0–CH7
CH1	Average of CH2, CH3	ADS127L18: Average of CH4–CH7	—
CH2	ADS127L18: Average of CH4, CH5	—	—
CH3	ADS127L18: Average of CH6, CH7	—	—

7.4.6 Calibration

Per-channel offset and gain registers correct for offset and gain errors. As shown in 图 7-28, the 24-bit offset correction value is subtracted from the conversion data before multiplication by the 24-bit gain correction value. Output data are rounded to the final resolution (16- or 24-bit) and clipped to +FS and -FS code values after the scaling operation.




图 7-28. Calibration Block Diagram

方程式 20 shows how conversion data are calibrated:

$$\text{Final Output Data} = (\text{Data} - \text{CHn_OFS}) \times \text{CHn_GAN} / 400000h \quad (20)$$

7.4.6.1 Offset Calibration Registers

The offset calibration value is a 24-bit word consisting of three 8-bit registers coded in two's-complement format. The offset value is subtracted from the conversion data. The ordering of the three-byte offset value is the low address for the most-significant byte. See the [CHn Offset](#) register for the offset register addresses of each channel. If the ADC is programmed for 16-bit data mode, the data are left-justified to the most-significant offset byte. This justification enables sub-LSB offset capability in 16-bit data mode. 表 7-11 shows example offset calibration values.

表 7-11. OFFSET Register Values

OFFSET REGISTER VALUE	OFFSET APPLIED
000010h	- 16LSB
000001h	- 1LSB
FFFFFFh	1LSB
FFFFFF0h	16LSB

7.4.6.2 Gain Calibration Registers

The gain calibration value is a 24-bit word consisting of three 8-bit registers coded in straight-binary format and normalized to unity gain at 400000h. For example, to correct a gain error greater than 1, the compensating gain value is less than 400000h. 表 7-12 shows example gain calibration values. The ordering of the three-byte gain value is the low address for the most-significant byte. See the [CHn Gain](#) register for the gain register addresses of each channel.

表 7-12. GAIN Register Values

GAIN REGISTER VALUE	GAIN APPLIED
433333h	1.05
400000h	1
3CCCCCh	0.95

7.4.6.3 Calibration Procedure

The recommended calibration procedure is as follows:

1. Preset the offset and gain calibration registers to 000000h and 400000h, respectively.
2. Perform offset calibration by shorting the inputs using the input multiplexer. To include the offset error of the external amplifier stages, short the inputs of the system. Acquire conversion data from the channel and write the average value of the data to the offset calibration registers. Averaging the data reduces conversion noise to improve calibration accuracy.
3. Perform gain calibration by applying a calibration signal to the inputs. To include the gain error of the external amplifier stage, apply the signal to the system inputs. For standard input range mode, choose the calibration voltage to be less than the full-scale input range to avoid clipping the output code. Clipped output codes result in inaccurate calibration. For example, use a 3.9V calibration signal with $V_{REF} = 4.096V$. When operating in extended range mode, a calibration signal equivalent to V_{REF} does not cause clipped output codes. Acquire conversion data from the channel and average the results. Use 方程式 21 to calculate the gain calibration value.

$$\text{Gain Calibration Value} = (\text{expected output code} / \text{actual output code}) \cdot 400000h \quad (21)$$

For example, the expected output code of a 3.9V calibration voltage using a 4.096V reference voltage is:
 $(3.9V / 4.096V) \cdot 7FFFFFFh = 79E000h$.

7.4.7 Reset

The ADC performs an automatic reset at power-on. Manual reset is through the $\overline{\text{RESET}}$ pin or through SPI operation. The control logic, digital filter, SPI and data port operation, and user registers reset to the default values. At reset, the hardware pins are re-scanned to program the device mode. See 图 5-6 for details when the ADC is available for operation after reset.

7.4.7.1 RESET Pin

The $\overline{\text{RESET}}$ pin is an active-low input. The ADC is reset by taking $\overline{\text{RESET}}$ low then back high. The $\overline{\text{RESET}}$ pin is a Schmitt-triggered input designed to reduce noise sensitivity. See 图 5-6 for $\overline{\text{RESET}}$ pin timing and for the start of SPI communications after reset. Because the ADC performs an automatic reset at power-on, a manual reset is not required.

7.4.7.2 Reset by SPI Register

The device is reset through SPI operation by writing 01011000b to the CONTROL register. Reset takes effect at the end of the frame at the time $\overline{\text{CS}}$ is taken high. Writing any other value to the register does not result in reset. Reset is validated by checking the POR_FLAG of the SPI STATUS register.

7.4.7.3 Reset by SPI Input Pattern

The device is also reset through SPI by a special pattern input. The input pattern does not follow the standard input command format. To reset, input a *minimum* of 1024 consecutive ones, followed by taking $\overline{\text{CS}}$ high at which time reset occurs. 图 7-29 shows the reset pattern.




图 7-29. SPI Reset Pattern

7.4.8 Power-Down

Individual channels are powered down by the PWDNn control bits of the respective $\text{CH}_n\text{CFG2}$ channel configuration registers. The analog and digital sections of the channel are disabled and the output data are the last known data. In TDM mode, the slot position within the data frame is the same as when the channel is active. When a channel is programmed to be active, all channels reset the time of SPI register write. Resynchronize the ADC if required. If activating at least one channel from an all-channel power-down, wait 300μs before synchronizing the channels.

7.4.9 Idle and Standby Modes

When conversions are stopped by the user, program the ADC to engage idle mode or low-power standby mode. In idle mode, the analog circuit is fully biased and operational, including sampling of the signal and voltage reference inputs. Only the digital filter is idle. When conversions are started, the digital filter is enabled to begin the conversion process.

In standby mode, sampling of the signal and reference voltage stop when conversions stop to conserve power. When conversions are restarted, sampling of the signal and reference voltages resume. Exiting standby mode requires 24 clock cycles added to the normal conversion latency time. Idle or standby mode (default) is globally programmed to all channels by the STBY_MODE bit of the GEN_CFG2 register.

7.4.10 Diagnostics

The device incorporates diagnostic features to help detect errors during ADC operation.

7.4.10.1 ERROR Pin and ERR_FLAG Bit

The $\overline{\text{ERROR}}$ pin is an open-drain output that drives low when an error is detected. The ERR_FLAG of the data port STATUS header byte is the inversion of the $\overline{\text{ERROR}}$ pin. An error condition is derived from the OR of the SPI STATUS register error field. The error is cleared when the SPI STATUS error bits are cleared, at which time the $\overline{\text{ERROR}}$ output releases. In hardware control mode, there is no access to the STATUS register, therefore an error is only caused by the ADC_ERR bit. Reset or power-cycle the ADC to clear an ADC_ERR.

An external pullup resistor is required for the $\overline{\text{ERROR}}$ pin output. If $\overline{\text{ERROR}}$ pins from multiple devices are connected together, interrogate the devices to determine the device with the error.

7.4.10.2 Clock Counter

The ADC provides a clock counter to verify the clock frequency. To verify the clock frequency, read the CLK_CNT clock counter register at known intervals. Then compare the register value to the expected value based on the ensuing number of clock cycles. The ADS127L1x must be in conversion mode and a minimum SCLK frequency of CLK / 32 to is required to read the counter value.

The clock counter operates in rollover mode with the input frequency of ADC clock / 32. The counter is enabled by the CLK_CNT_EN bit of the GEN_CFG3 register. When enabled, the counter value initializes to 00h. When disabled, the counter value is 00h.

7.4.10.3 SCLK Counter

To help detect SPI errors, an SPI clock counter is available. When enabled, the required number of SCLK clock cycles within an SPI frame is a multiple of 8. The SCLK_ERR bit of the STATUS register sets if the number of SCLK cycles is not a multiple of 8. Except for the STATUS register, register write operations are blocked until the flag is cleared by writing 1b to the bit. The SCLK count feature is enabled by setting SCLK_CNT_EN = 1 of the GEN_CFG3 register.

7.4.10.4 Frame-Sync CRC

The frame-sync CRC is an optional byte appended to the end of conversion data. The CRC is eight bits and is calculated over each channel data and, if enabled, includes the STATUS_DP byte. The argument for the CRC calculation is 16 bits, 24 bits, or 32 bits. The number of bits reflects the mode used. For 16 bits, use 16-bit data mode. For 24 bits, use the 24-bit data mode or the STATUS_DP byte plus 16 bits of data. For 32 bits, use the STATUS_DP byte plus 24 bits of data. The CRC uses the same CRC-8_ATM polynomial as the SPI CRC. The DP_CRC_EN bit of the DP_CFG1 register enables the CRC byte.

7.4.10.5 SPI CRC

The SPI CRC is an optional SPI check code that detects transmission errors to and from the SPI port. A CRC byte is transmitted with the ADC input data by the host. A CRC byte is transmitted with the register data by the ADC. The SPI CRC error check is enabled by the SPI_CRC_EN bit of the GEN_CFG3 register.

The SPI CRC argument is two bytes long. The CRC-In code is calculated over the two input command bytes. Any input bytes padded to the start of the frame are not included in the CRC calculation. The ADC checks the input command CRC code against an internal code calculated over the two input command bytes. If the CRC codes do not match, the command is not executed and the SPI_ERR bit is set in the STATUS byte. Register write operations are blocked except to the STATUS register to allow clearing the SPI CRC error by writing 1b to the SPI_ERR bit. Register read operations are not blocked unless an SPI_CRC error is detected in the immediately preceding register read command frame.

The CRC-Out code is calculated over the output register data byte (whether read or write data) and the STATUS byte. If STATUS is disabled, the byte is treated as zero for CRC-Out calculation purposes.

The CRC value is the 8-bit remainder of a bitwise exclusive-OR (XOR) operation of the variable-length argument with the CRC polynomial. The 8-bit CRC is based on the CRC-8-ATM (HEC) polynomial: $X^8 + X^2 + X^1 + 1$. The nine coefficients of the polynomial are: 1 00000111.

The following procedure computes the CRC value:

1. Left shift the initial data value by eight bits by appending 0s in the LSB, creating a new data value.
2. Perform an initial XOR to the MSB of the new data value from step 1 with FFh.
3. Align the MSB of the CRC polynomial to the left-most, logic 1 of the data.
4. The bits of the data value not in alignment with the CRC polynomial drop down and append to the right of the new XOR result. XOR the data value with the aligned CRC polynomial. The XOR operation creates a new, shorter-length value.
5. If the XOR result is less than or equal to the 8-bit CRC length, the procedure ends, yielding an 8-bit CRC code result. Otherwise, continue with the XOR operation at step 3 using the current XOR result. The number of loop iterations depend on the value of the initial data.

7.4.10.6 Register Map CRC

An optional CRC detects unintended changes to the register settings. The CRC value is two bytes located in registers 05h (high byte) and 06h (low byte). Calculate the CRC value over the register space and write the value to the CRC registers. The ADC compares the CRC register value against an internal calculation. The REG_ERR flag of the STATUS byte is set if the CRC register value is incorrect. Correct the CRC value, then write 1 to the REG_ERR bit to clear the error. The REG_CRC_EN bit of the GEN_CFG3 register enables the CRC.

The CRC value is calculated over register addresses 08h to 50h for both the ADS127L14 and the ADS127L18 devices. Use a 16-bit polynomial for the register map CRC based on the CRC-16-IBM polynomial: $X^{16} + X^{15} + X^2 + 1$. The 17 coefficients are 1 10000000 00000101.

7.4.10.7 Self Test

Each device channel provides offset error, gain error, noise, and CMRR test capability. This capability is accomplished by using the options of the input multiplexer and by processing the resultant data. The CMRR test requires the input of a test signal. See 表 7-1 for the test options.

7.4.11 Frame-Sync Data Port

The frame-sync data port outputs the channel conversion data. The port is a synchronous, read-only interface with synchronized output clock signals (FSYNC and DCLK) and channel data (DOUT_n) for reading by an external controller. The frame-sync signals are continuously operated except when stopped and restarted in the start/stop control mode.

图 7-30 shows the frame-sync pins. Pins 8 through 13 of the frame-sync port are multiplexed with GPIO pins. When enabled, the GPIO function takes priority over the frame-sync pins. Default mode is all GPIO off.




图 7-30. ADS127L18 Frame-Sync Port Pins

图 7-31 shows the timing of the frame-sync port (DIN and GPIO functions are subsequently removed from the pin names). New channel data are synchronized on the FSYNC rising edges, where the data bits update on the

DCLK falling edges. The *dependent* fields shown in the figure are data that depends on the time division multiplexing option.




图 7-31. Frame-Sync Port Operation

7.4.11.1 FSYNC Pin

The FSYNC pin is the word clock output for the frame-sync port. FSYNC transitions low-to-high to update new channel data. The FSYNC clock frequency is f_{DATA} . If the channels are programmed to different data rates, the FSYNC frequency is equal to the fastest programmed data channel.

7.4.11.2 DCLK Pin

The DCLK pin is the bit-clock output signal that shifts data out from the frame-sync port. DOUT channel data are updated on the falling edge of DCLK and are latched by the host on the rising edge.

The DCLK frequency is derived from the ADC clock through a programmable DCLK divider. See the [Clock Operation](#) section for details of the DCLK divider. Make sure the DCLK signal frequency is fast enough to transmit the channel data within one conversion period (FSYNC clock period), otherwise data are lost. [方程式 22](#) shows how to derive the minimum required DCLK frequency.

$$f_{\text{DCLK}} \geq f_{\text{DATA}} \times \text{TDM factor} \times \text{Data packet size} \quad (22)$$

where:

- f_{DATA} = Data rate (SPS).
- TDM factor = Time division multiplexing factor. This factor is equal to the channels per DOUT pin (1, 2, 4, or 8); see the [Time Division Multiplexing](#) section for more details.
- Data packet size = Number of bits in a data packet. See the [Data Packet](#) section for more details.

表 7-13 shows various examples of DCLK frequencies. The example in the third row is for a 512kSPS data rate, max-speed mode, a TDM factor of 4, and a 24-bit data packet size. The TDM factor equals four channels per DOUT pin. The minimum DCLK signal frequency to shift out the data in one data period is 49.152MHz (512kSPS $\times$ 4 $\times$ 24). Using 65.536MHz for CLKIN satisfies the minimum DCLK frequency. With the CLK divider = 2, the 32.768MHz CLK frequency is derived for ADC clock operation.

表 7-13. DCLK Frequency Requirements

SPEED MODE	DATA RATE (kSPS)	BITS PER DOUT PIN	DCLK MIN (MHz)	CLKIN INPUT (MHz)	CLK DIVIDER	ADC CLOCK (MHz)	DCLK DIVIDER	DCLK ACTUAL (MHz)
Max	1365.3	48 (2 ch $\times$ 24 bits)	65.536	65.536	2	32.768	1	65.536
Max	512	24 (1 ch $\times$ 24 bits)	12.288	32.768	1	32.768	2	16.384
Max	512	96 (4 ch $\times$ 24 bits)	49.152	65.536	2	32.768	1	65.536
High	400	96 (4 ch $\times$ 24 bits)	38.400	51.200	2	25.600	1	51.200
Mid	200	160 (4 ch $\times$ 40 bits)	32.000	38.400	3	12.800	1	38.400
Low	50	320 (8 ch $\times$ 40 bits)	16.000	25.600	8	3.200	1	25.600

When daisy-chaining the frame-sync port, the maximum DCLK signal frequency is limited; see the [Specifications](#) section.

7.4.11.3 DOUT Pins


The DOUT pins are the channel-data outputs. Output data are updated on the DCLK falling edges and latched on the DCLK rising edges. The number of DOUT pins that provide channel data is programmable by the DP_TDM[1:0] bits of the [DP_CFG1](#) register. Inactive DOUT pins are available as GPIO or as daisy-chain input pins (DIN) to accept data from another device.

7.4.11.4 DIN Pins

The DIN pins are digital inputs that accept channel data from another device in daisy-chain mode. The active number of DOUT pins is programmed by the DP_TDM[1:0] bits of the [DP_CFG1](#) register. Unused DOUT pins automatically become DIN input pins. If daisy-chain mode is not used, tie the DIN pins to ground. Do not let the DIN pins float.


7.4.11.5 Time Division Multiplexing

The time division multiplexing (TDM) mode packs channel data into a serial format to reduce the number of required DOUT pins. The TDM level is configurable to full-parallel (one DOUT pin for each channel), full-serial (all channels packed to the DOUT0 pin), or serial-parallel combinations. The DP_TDM[1:0] bits of the [DP_CFG1](#) register program the desired TDM level. When the TDM mode is programmed, any inactive DOUT pins automatically change function to DIN pins to support daisy-chain connection. [图 7-32](#) through [图 7-35](#) show the TDM modes.




- A. Slots remain in current positions when channels are powered down.
- B. Channel 4 to 7 slot positions are zero for the ADS127L14. Pins 10 through 13 (GPIO4, GPIO5, DIN1/GPIO6, and DIN0/GPIO7) for the ADS127L14 are outputs unless programmed as GPIO functions.
- C. These slot positions are repeated from the original data. Daisy-chain input data are not supported.

图 7-32. DP_TDM = 11b (Four or Eight DOUT Pins, Full Parallel)




- A. Slots remain in current positions when channels are powered down.
- B. Channel 4 to 7 slot positions are zero for the ADS127L14. Pins 8 and 9 (DOUT2/GPIO2 and DOUT3/GPIO3) for the ADS127L14 are driven outputs unless programmed as GPIO functions.
- C. These slot positions are repeated from the original data or are new data from daisy-chain inputs DIN0, DIN1, DIN2, and DIN3.

图 7-33. DP_TDM = 10b (Two or Four DOUT Pins, Default Serial or Parallel)



- A. Slots remain in current positions when channels are powered down.
- B. Channel 4 to 7 slot positions are zero for the ADS127L14. The DOUT1 pin is driven.
- C. These slot positions are repeated from the original data or are new data from daisy-chain inputs DIN0 and DIN1.

图 7-34. DP_TDM = 01b (One or Two DOUT Pins, Serial or Parallel)



- A. Slots remain in current positions when channels are powered down.
- B. Channel 4 to 7 slot positions are zero for the ADS127L14.
- C. These slot positions are repeated from the original data or are new data from daisy-chain input DIN0.

图 7-35. DP_TDM = 00b (One DOUT Pin, Full Serial)

7.4.11.6 Daisy Chain

Daisy-chain operation links together the frame-sync port of multiple devices to reduce the number of DOUT pins in the system. The DOUT pins from one device connect to the DIN pins of another device, where the data are read. The data of the first device in the chain are read after the data from the last device are read. The DP_DAISS bit of the [DP_CFG1](#) register enables the DIN pins for daisy-chain operation. Make sure the main clock and DCLK frequency of daisy-chained devices are the same. Synchronize the daisy-chained devices with the START pin.

There is no limit of daisy-chained devices, provided the DCLK frequency is sufficient to read the entire data set within a conversion period. The maximum DCLK frequency in daisy-chain mode is listed in the [Specifications](#)

section. If daisy-chain is not enabled, DIN data are ignored and original channel data are repeated until new data are available.

图 7-36 shows a daisy-chain connection of two ADS127L18 devices configured in the four DOUT pin mode. This connection results in 16 channels of data packed into four DOUT pins. 图 7-37 shows the output data format.




图 7-36. Daisy-Chain Connection in TDM Mode (DP_TDM = 01b)





图 7-37. Daisy-Chain Data in TDM Mode (DP_TDM = 01b)

7.4.11.7 Data Packet

The data port outputs the channel conversion data in the form of a data packet. A data packet consists of a STATUS_DP header byte, the channel data, and a CRC byte. The STATUS_DP and CRC bytes are optional and correspond to conversion data for each channel. As shown in 图 7-38, the data packet ranges in size from two bytes to five bytes. A two-byte packet only transmits 16-bit channel data and a five-byte packet transmits the header byte, 24 bits of data, and the CRC byte. The STATUS_DP and CRC bytes are enabled by bits 7 and 6 of the DP_CFG1 register.



- A. STATUS_DP and CRC bytes are optional.
- B. The data field is two bytes (16-bit resolution) or three bytes (24-bit resolution).

图 7-38. Data Packet

The channel data are coded in two's-complement format, MSB sign bit first, in 16- or 24-bit resolution. The data resolution is programmed by the DATA bit of the GEN_CFG3 register. 表 7-14 lists the data scaling for 24-bit resolution. Conversion data clip at positive and negative full-scale values when the input signal exceeds the positive and negative full-scale range. 16-bit resolution mode rounds the data to the nearest 16-bit value.

表 7-14. Data Format

INPUT VOLTAGE, V_{IN} (V) ⁽¹⁾	24-BIT OUTPUT DATA ⁽²⁾	
	STANDARD RANGE	EXTENDED RANGE
$1.25 \cdot k \cdot V_{REF} \cdot (2^{23} - 1) / 2^{23}$	7FFFFFFh	7FFFFFFh
$k \cdot V_{REF} \cdot (2^{23} - 1) / 2^{23}$		666666h
$k \cdot V_{REF} / 2^{23}$	000001h	000001h
0	000000h	000000h
$-k \cdot V_{REF} / 2^{23}$	FFFFFFh	FFFFFFh
$-k \cdot V_{REF}$	800000h	99999Ah
$-1.25 \cdot k \cdot V_{REF}$		800000h

(1) $k = 1x$ or $2x$ input range option.

(2) Ideal output data, excluding offset, gain, linearity, and noise errors. Reduced data resolution with 12, 16, and 24 OSR values.

7.4.11.8 STATUS_DP Header

STATUS_DP is an optional header byte prefixed to the conversion data for each channel. STATUS_DP indicates the ADC channel number and the channel status. 图 7-39 和 表 7-15 描述字段的描述。STATUS_DP 头通过设置 DP_CFG1 寄存器的 DP_STAT_EN 位启用。

图 7-39. STATUS_DP Header

7	6	5	4	3	2	1	0
PWR_FLAG	ERR_FLAG	MOD_FLAG	RPT_DATA	FLT_RDY	CH_ID[2:0]		

表 7-15. STATUS_DP Header Field Descriptions

Bit	Field	Description
7	PWR_FLAG	Power flag. This flag is an OR of the ALV_FLAG and POR_FLAG of the SPI STATUS register, indicating a power-supply power-up or brownout condition. If desired, clear the PWR_FLAG by clearing ALV_FLAG and POR_FLAG. Clearing the PWR_FLAG is not necessary for operation. This bit is always 0 in hardware programming mode. 0b = No power supply event from flag last cleared 1b = Power-supply event
6	ERR_FLAG	Error flag. This bit is the inversion of the ERROR pin output. This bit is always 0 in hardware programming mode. See the Error Pin section for details. 0b = No error 1b = Error
5	MOD_FLAG	Modulator saturation flag. This bit indicates modulator saturation during the conversion cycle. The flag is updated at the completion of each conversion. 0b = No modulator saturation 1b = Modulator saturation
4	RPT_DATA	Repeat data flag. This bit indicates whether data are new or are repeated data. Repeated data are caused by different data rates between channels with slower channels repeating the original data between the data of faster channels. Repeated data are also caused by the repeat-data mode, programmed by the DP_DAISSY bit of the DP_CFG1 register. In the repeat-data mode, data are repeated after the original data. In daisy-chain mode, data on DIN are shifted out after the original data. This bit is always 0 in hardware programming mode. 0b = Data are new 1b = Data are repeated

表 7-15. STATUS_DP Header Field Descriptions (续)

Bit	Field	Description
3	FLT_RDY	Filter ready flag. After device synchronization, the initial data are either settled or unsettled, as programming by the DP_MODE bit of the DP_CFG1 register. When the channel is in power-down or standby, this bit is always 0. 0b = Data are unsettled 1b = Data are settled
2:0	CH_ID[2:0]	Channel identification number. These bits indicate the device channel number corresponding to the data. 000b = Channel 0 001b = Channel 1 010b = Channel 2 011b = Channel 3 100b = Channel 4 101b = Channel 5 110b = Channel 6 111b = Channel 7

7.4.11.9 Data Port Timing Adjustment

A DOUT offset timing adjustment is provided to help meet external timing requirements of the frame-sync port. The offset timing delays or advances the DOUT signals relative to the FSYNC and DCLK signals. The total offset range is $\pm 6\text{ns}$, relative to the nominal DOUT timing in the [Switching Characteristics](#). 图 7-40 shows the offset timing operation. The timing between the FSYNC and DCLK signals is fixed. The signed-magnitude DOUT_DLY[4:0] bits of the [DP_CFG2](#) register control the DOUT offset timing.




图 7-40. DOUT Offset Timing

7.5 Programming

The device has two interfaces: Frame-sync and SPI. The frame-sync interface provides the conversion data and the SPI interface programs the device through registers. The device is also programmed by hardware device pins. The MODE pin selects hardware programming or SPI programming mode. The MODE pin is read at each power-up cycle and after reset to determine the programming mode. See the [Hardware Programming](#) section for details. See the [SPI Programming](#) section for SPI programming details.

7.5.1 Hardware Programming

The device provides the option of programming through hardware mode (pin control) or by software (SPI mode). Hardware programming is selected by floating or grounding the MODE pin. In hardware control mode, the SPI is disabled and the device is configured by setting the programming pins to the desired level. [图 7-41](#) and [表 7-16](#) describe the programming pin and mode functionality. Not all programming options are available in hardware mode. See the [SPI Programming](#) section for details of SPI programming.




图 7-41. Hardware Programming Mode

The device reads the state of the programming pins one time at each power-up cycle and device reset. The three states are 1, 0 and float. Make sure the desired state of the pins are established prior to power-up cycle or reset events. To read the pins, the device cycles the pins high and low several times through a weak driver. If a float state is detected on a pin, the device drives the pin low to prevent the pin from floating during normal operation. After the pins are read, changes to the pins are not acknowledged until the next power or reset cycle.

Because the device cycles the pins during the read operation, external pin capacitance and leakage current for the float state are limited. In addition, maximum value of external pullup and pulldown resistance values for logic 1 and logic 0 states (if used) are limited. [图 7-42](#) shows the pin condition limits. For proper operation, do not tie floated input pins from other devices together.




图 7-42. Hardware Programming Pin Conditions

表 7-16 shows the pin functions of the hardware programming mode.

表 7-16. Hardware Programming Pins

PIN	NO.	DESCRIPTION	STATE ⁽¹⁾	FUNCTION		
MODE	54	SPI or hardware programming mode	0	Hardware programming, all buffers on		
			1	SPI programming, program through SPI		
			F	Hardware programming, all buffers off		
CS/SPEED	55	Speed mode	0	Low-speed mode		
			1	Max-speed mode		
			F	Mid-speed mode		
SCLK/FLTR	56	Filter type	0	Wideband filter		
			1	Low-latency sinc4 filter		
			F	Low-latency sinc4 + sinc1 filter		
SDO/OSR1 SDI/OSR0	2,1	Filter OSR	OSR1/ OSR0	WIDEBAND FILTER	SINC4 FILTER	SINC4 + SINC1 FILTER
			00	32	12	64
			01	64	16	128
			0F	128	24	320
			10	256	32	640
			11	512	64	1280
			1F	1024	128	3200
			F0	2048	256	6400
			F1	4096	1024	12800
FF	4096	4096	32000			
GPIO0/TDM	3	Data port TDM	0	No TDM, four or eight data lanes (all DOUT _n pins are used)		
			1	TDM mode, one data lane (DOUT1 pin)		
			F	TDM mode, two data lanes (DOUT1 and DOUT2 pins)		
GPIO1/HDR	4	Data-port header	0	24 data bits (only)		
			1	STATUS header byte + 24 data bits		
			F	STATUS header byte + 24 data bits + CRC byte		

1. F = float state.

Programming options not available in hardware programming mode are assigned register default values. See the [Register Map](#) section for default values. 表 7-16 shows the hardware programming mode default value deviations from the register default values.

表 7-17. Hardware Programming Defaults

FUNCTION	HARDWARE MODE DEFAULT
Clock mode	External clock
Reference range	High reference range

7.5.2 SPI Programming

The SPI programming mode is selected by connecting the MODE pin to IOVDD. In SPI mode, the hardware programming mode is disabled and the device is programmed through the SPI registers. 图 7-43 illustrates the SPI pins.




图 7-43. SPI Pins

The SPI serial interface consists of four signals: $\overline{CS}$, SCLK, SDI, and SDO (hardware programming functions are subsequently removed from the pin names). The interface operates in the passive mode where SCLK is an input to the device, driven by the host. The interface is compatible to SPI mode 1 (CPOL = 0 and CPHA = 1). In SPI mode 1, SCLK idles low, and data are updated on SCLK rising edges and read on SCLK falling edges. The interface supports full-duplex operation, meaning input data and output data are transmitted simultaneously.

An 8-bit CRC validates error-free data transmission between the host and ADC. A 16-bit CRC register value detects register map changes after the initial register data are loaded.

7.5.2.1 Chip Select ($\overline{CS}$)

$\overline{CS}$ is an active-low input that enables the SPI for communication. The communication frame is started by taking $\overline{CS}$ low and is ended by taking $\overline{CS}$ high. When $\overline{CS}$ is taken high, the device ends the frame by interpreting the last 16 bits of input data (24 bits in CRC mode). The device interprets these bits regardless of the total number of bits shifted in. When $\overline{CS}$ is high, the SPI interface resets, commands are blocked, and the SDO pin enters a high-impedance state.

7.5.2.2 Serial Clock (SCLK)

SCLK is the serial clock input that shifts register data into and out of the ADC. Register output data update on the SCLK rising edge and register input data latch on the SCLK falling edge. SCLK is a Schmitt-triggered input designed to increase noise immunity. Even though SCLK is noise resistant, keep SCLK as noise-free as possible to avoid unintentional SCLK transitions. Avoid ringing and overshoot on the SCLK input. A series termination resistor at the SCLK driver often reduces ringing.

7.5.2.3 Serial Data Input (SDI)

SDI is the serial interface data input. SDI inputs register data to the device. Input data are latched on the SCLK falling edge. Idle SDI high or low when not active.

7.5.2.4 Serial Data Output (SDO)

SDO is the serial interface data output. Register output data update on the SCLK rising edge. The SDO pin is in a high-Z state when $\overline{CS}$ is high.

7.5.3 SPI Frame

Communication through the serial interface is based on the concept of frames. A frame consists of 16 SCLKs (CRC disabled) and 24 bits (CRC enabled). A frame is started by taking $\overline{CS}$ low and is ended by taking $\overline{CS}$ high. When $\overline{CS}$ is taken high, the device interprets the last 16 bits (24 bits in CRC mode) of input data. These bits are interpreted regardless of the amount of data shifted into the device.

7.5.4 SPI Commands

SPI commands read and write register data for ADS127L1x configuration. Commands are two bytes in length (three bytes in CRC mode). The [Register Map](#) consists of a series of one-byte registers, accessible by read and

write register operations. In CRC mode, the device interprets the two bytes immediately preceding the CRC byte for the CRC calculation. 表 7-18 shows the SPI command format.

表 7-18. SPI Commands

DESCRIPTION	BYTE1	BYTE2	BYTE 3 (Optional CRC Mode)
Read register command	00h + register address[6:0]	Don't care	CRC of byte 1 and byte 2
Write register command	80h + register address [6:0]	Register data	CRC of byte 1 and byte 2

There is a special bit pattern used specifically to reset the ADC. See the [Reset by SPI Input Pattern](#) section for details.

7.5.4.1 Read Register Command

The read register command reads register data. The command follows an off-frame protocol where the read command is sent in one frame and the ADC responds with register data in the next frame. The first byte of the read command is 00h plus a 7-bit register address. The second byte is an arbitrary value. The response to a register address outside the valid range is 00h. When the SPI out-of-range address feature is enabled, the ADDR_ERR flag is set in the STATUS byte. The register data format is most-significant-bit first. Full duplex operation is supported by shifting in the next command during the data output frame.

图 7-44 shows an example of reading register data with the STATUS and CRC bytes disabled. Frame 1 is the command frame and frame 2 is the register data response frame. The frames are delimited by taking CS high. In this example, the length of the response frame is two bytes long because the STATUS and CRC bytes are disabled. Terminate the response frame after reading the register data by taking CS high.




图 7-44. Read Register Data (STATUS and CRC Disabled)

图 7-45 shows an example of reading register data with the SPI STATUS and CRC bytes enabled. In this example, the length of the frames are three bytes long because the STATUS and CRC bytes are enabled. The value of the second command byte is arbitrary, but is used with the first byte for the *CRC In* byte calculation. The register data and the STATUS bytes are used for the *CRC Out* calculation.




图 7-45. Read Register Data (STATUS and CRC Enabled)

7.5.4.2 Write Register Command

The write register command writes register data. The write register operation is performed in a single frame. The first byte of the command is the base value (80h) added to the 7-bit register address. The second byte of the command is the register data. When the SPI out-of-range address feature is enabled, the write operation is rejected and the ADDR_ERR flag is set in the STATUS byte. The register data format is most-significant-bit first.

图 7-46 shows an example of writing register data with the SPI STATUS and CRC bytes disabled, resulting in a two-byte command operation. If the previous operation was a write register command, the first output byte is the echo of the previously written register data. Otherwise, the first output byte is the register data from the register read operation.




图 7-46. Write Register Data (STATUS and CRC Disabled)

图 7-47 shows an example of a write register operation with the SPI STATUS and CRC bytes enabled. In this example, the frame is three bytes long because the STATUS and CRC bytes are enabled. If the previous operation was a write register command, the first output byte is the echo of the previously received register data. If a CRC error occurred in the previous frame, the previous write operation is rejected. The echo byte is then inverted, and the SPI_FLAG bit is set in the STATUS byte. Further register write operations are blocked until the CRC_FLAG in the STATUS register is reset. If the previous operation is a register read, the first output byte is register data.




图 7-47. Write Register Data (STATUS and CRC Enabled)

7.5.5 SPI Daisy-Chain

The SPI supports daisy-chain operation using one $\overline{CS}$ signal for all devices. Daisy-chaining connects the SDO output of one device to the SDI input of another device. This configuration causes the devices to function as a single unit. There is no special programming required for daisy-chain operation. The device interprets the last two or three bytes of input data prior to taking $\overline{CS}$ high (depending on the presence of the STATUS byte). Therefore, simply apply additional shift clocks to access all devices in the chain. To input data, the SPI controller first shifts in the data intended for the last device in the chain. To output data, the host shifts out the data from the first device in the chain.

图 7-48 shows two devices connected in the SPI daisy-chain configuration. The SDI of ADC (1) connects to the host SPI data out, and SDO of ADC (2) connects to the host SPI data input. During the shifting of input data, SDI appears on SDO to drive the SDI of the next device in the chain. The shift operation continues until the last device in the chain is reached. The SPI frame ends when $\overline{CS}$ is taken high, at which time the data shifted into the devices are interpreted.




图 7-48. SPI Daisy-Chain Connection

8 Register Map

表 8-1 lists the SPI register memory map of the ADS127L14 and ADS127L18. Memory addresses 30h and below apply to both the ADS127L14 and the ADS127L18. Memory addresses above 31h apply to channels four through seven of the ADS127L18. Unlisted register addresses are reserved locations and are not to be written to.

表 8-1. Register Map Summary

Address	Register	Reset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00h	DEV_ID	xxh	DEV_ID[7:0]								
01h	REV_ID	xxh	REV_ID[7:0]								
02h	STATUS	60h	RESERVED	ALV_FLAG	POR_FLAG	SPI_ERR	REG_ERR	ADC_ERR	ADDR_ERR	SCLK_ERR	
03h	CLK_CNT	00h	CLK_CNT[7:0]								
04h	GPIO_RD	00h	GPIO_RD[7:0]								
05h	CRC_MSB	00h	CRC_MSB[7:0]								
06h	CRC_LSB	00h	CRC_LSB[7:0]								
07h	CONTROL	00h	RESET[5:0]						START	STOP	
08h	GEN_CFG1	00h	RESERVED		DELAY[2:0]			VCM	REFP_BUF	REF_RNG	
09h	GEN_CFG2	04h	AVG_MODE[1:0]		RESERVED	START_MODE[1:0]		SPEED_MODE[1:0]		STBY_MODE	
0Ah	GEN_CFG3	80h	OUT_DRV	DATA	CLK_CNT_EN	SPI_STAT_EN	SPI_ADDR_EN	SCLK_CNT_EN	SPI_CRC_EN	REG_CRC_EN	
0Bh	DP_CFG1	20h	DP_CRC_EN	DP_STAT_EN	DP_TDM[1:0]		RESERVED		DP_DAI5Y	DP_MODE	
0Ch	DP_CFG2	00h	RESERVED	DCLK_DIV[1:0]		DOUT_DLY[4:0]					
0Dh	CLK_CFG	00h	RESERVED				CLK_SEL	CLK_DIV[2:0]			
0Eh	GPIO_WR	00h	GPIO_WR[7:0]								
0Fh	GPIO_DIR	00h	GPIO_DIR[7:0]								
10h	GPIO_EN	00h	GPIO_EN[7:0]								
11h	CH0_CFG1	00h	RESERVED	CH0_MUX[2:0]			CH0_INP_RNG	CH0_EX_RNG	CH0_BUFN	CH0_BUFF	
12h	CH0_CFG2	00h	RESERVED		CH0_PWDN	CH0_FLTR[4:0]					
13h	CH0_OFS_MSB	00h	CH0_OFFSET_MSB[7:0]								
14h	CH0_OFS_MID	00h	CH0_OFFSET_MID[7:0]								
15h	CH0_OFS_LSB	00h	CH0_OFFSET_LSB[7:0]								
16h	CH0_GAN_MSB	40h	CH0_GAIN_MSB[7:0]								
17h	CH0_GAN_MID	00h	CH0_GAIN_MID[7:0]								
18h	CH0_GAN_LSB	00h	CH0_GAIN_LSB[7:0]								
19h	CH1_CFG1	00h	RESERVED	CH1_MUX[2:0]			CH1_INP_RNG	CH1_EX_RNG	CH1_BUFN	CH1_BUFF	
1Ah	CH1_CFG2	00h	RESERVED		CH1_PWDN	CH1_FLTR[4:0]					
1Bh	CH1_OFS_MSB	00h	CH1_OFFSET_MSB[7:0]								
1Ch	CH1_OFS_MID	00h	CH1_OFFSET_MID[7:0]								
1Dh	CH1_OFS_LSB	00h	CH1_OFFSET_LSB[7:0]								
1Eh	CH1_GAN_MSB	40h	CH1_GAIN_MSB[7:0]								
1Fh	CH1_GAN_MID	00h	CH1_GAIN_MID[7:0]								
20h	CH1_GAN_LSB	00h	CH1_GAIN_LSB[7:0]								
21h	CH2_CFG1	00h	RESERVED	CH2_MUX[2:0]			CH2_INP_RNG	CH2_EX_RNG	CH2_BUFN	CH2_BUFF	
22h	CH2_CFG2	00h	RESERVED		CH2_PWDN	CH2_FLTR[4:0]					
23h	CH2_OFS_MSB	00h	CH2_OFFSET_MSB[7:0]								
24h	CH0_OFS_MID	00h	CH2_OFFSET_MID[7:0]								
25h	CH2_OFS_LSB	00h	CH2_OFFSET_LSB[7:0]								
26h	CH2_GAN_MSB	40h	CH2_GAIN_MSB[7:0]								
27h	CH2_GAN_MID	00h	CH2_GAIN_MID[7:0]								
28h	CH2_GAN_LSB	00h	CH2_GAIN_LSB[7:0]								
29h	CH3_CFG1	00h	RESERVED	CH3_MUX[2:0]			CH3_INP_RNG	CH3_EX_RNG	CH3_BUFN	CH3_BUFF	
2Ah	CH3_CFG2	00h	RESERVED		CH3_PWDN	CH3_FLTR[4:0]					
2Bh	CH3_OFS_MSB	00h	CH3_OFFSET_MSB[7:0]								
2Ch	CH3_OFS_MID	00h	CH3_OFFSET_MID[7:0]								
2Dh	CH3_OFS_LSB	00h	CH3_OFFSET_LSB[7:0]								
2Eh	CH3_GAN_MSB	40h	CH3_GAIN_MSB[7:0]								

表 8-1. Register Map Summary (续)

Address	Register	Reset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2Fh	CH3_GAN_MID	00h	CH3_GAIN_MID[7:0]							
30h	CH3_GAN_LSB	00h	CH3_GAIN_LSB[7:0]							
31h	CH4_CFG1	00h	RESERVED	CH4_MUX[2:0]			CH4_INP_RNG	CH4_EX_RNG	CH4_BUFN	CH4_BUFP
32h	CH4_CFG2	00h	RESERVED		CH4_PWDN	CH4_FLTR[4:0]				
33h	CH4_OFS_MSB	00h	CH4_OFFSET_MSB[7:0]							
34h	CH4_OFS_MID	00h	CH4_OFFSET_MID[7:0]							
35h	CH4_OFS_LSB	00h	CH4_OFFSET_LSB[7:0]							
36h	CH4_GAN_MSB	40h	CH4_GAIN_MSB[7:0]							
37h	CH4_GAN_MID	00h	CH4_GAIN_MID[7:0]							
38h	CH4_GAN_LSB	00h	CH4_GAIN_LSB[7:0]							
39h	CH5_CFG1	00h	RESERVED	CH5_MUX[2:0]			CH5_INP_RNG	CH5_EX_RNG	CH5_BUFN	CH5_BUFP
3Ah	CH5_CFG2	00h	RESERVED		CH5_PWDN	CH5_FLTR[4:0]				
3Bh	CH5_OFS_MSB	00h	CH5_OFFSET_MSB[7:0]							
3Ch	CH5_OFS_MID	00h	CH5_OFFSET_MID[7:0]							
3Dh	CH5_OFS_LSB	00h	CH5_OFFSET_LSB[7:0]							
3Eh	CH5_GAN_MSB	40h	CH5_GAIN_MSB[7:0]							
3Fh	CH5_GAN_MID	00h	CH5_GAIN_MID[7:0]							
40h	CH5_GAN_LSB	00h	CH5_GAIN_LSB[7:0]							
41h	CH6_CFG1	00h	RESERVED	CH6_MUX[2:0]			CH6_INP_RNG	CH6_EX_RNG	CH6_BUFN	CH6_BUFP
42h	CH6_CFG2	00h	RESERVED		CH6_PWDN	CH6_FLTR[4:0]				
43h	CH6_OFS_MSB	00h	CH6_OFFSET_MSB[7:0]							
44h	CH6_OFS_MID	00h	CH6_OFFSET_MID[7:0]							
45h	CH6_OFS_LSB	00h	CH6_OFFSET_LSB[7:0]							
46h	CH6_GAN_MSB	40h	CH6_GAIN_MSB[7:0]							
47h	CH6_GAN_MID	00h	CH6_GAIN_MID[7:0]							
48h	CH6_GAN_LSB	00h	CH6_GAIN_LSB[7:0]							
49h	CH7_CFG1	00h	RESERVED	CH7_MUX[2:0]			CH7_INP_RNG	CH7_EX_RNG	CH7_BUFN	CH7_BUFP
4Ah	CH7_CFG2	00h	RESERVED		CH7_PWDN	CH7_FLTR[4:0]				
4Bh	CH7_OFS_MSB	00h	CH7_OFFSET_MSB[7:0]							
4Ch	CH7_OFS_MID	00h	CH7_OFFSET_MID[7:0]							
4Dh	CH7_OFS_LSB	00h	CH7_OFFSET_LSB[7:0]							
4Eh	CH7_GAN_MSB	40h	CH7_GAIN_MSB[7:0]							
4Fh	CH7_GAN_MID	00h	CH7_GAIN_MID[7:0]							
50h	CH7_GAN_LSB	00h	CH7_GAIN_LSB[7:0]							

表 8-2 shows the access-type codes in this section.

表 8-2. Register Access-Type Codes

Access Type	Code	Description
R	R	Read only
W	W	Write only
W1C	W1C	Write 1 to clear
R/W	R/W	Read or write

8.1 DEV_ID Register (Address = 00h) [Reset = 04h or 06h]

DEV_ID is described in 表 8-3.

表 8-3. DEV_ID Register Description

Bit	Field	Type	Reset	Description
7-0	DEV_ID[7:0]	R	00000xx0b	Device identification number. 00000100b = ADS127L14 00000110b = ADS127L18

8.2 REV_ID Register (Address = 01h) [Reset = xxh]

REV_ID is described in 表 8-4.

表 8-4. REV_ID Register Description

Bit	Field	Type	Reset	Description
7-0	REV_ID[7:0]	R	xxxxxxxxb	Die revision number. The die revision number is subject to change during device production without prior notice.

8.3 STATUS Register (Address = 02h) [Reset = 60h]

STATUS is shown in 图 8-1 and described in 表 8-5.

图 8-1. STATUS Register

7	6	5	4	3	2	1	0
RESERVED	ALV_FLAG	POR_FLAG	SPI_ERR	REG_ERR	ADC_ERR	ADDR_ERR	SCLK_ERR
R-0b	R/W1C-1b	R/W1C-1b	R/W1C-0b	R/W1C-0b	R-0b	R/W1C-0b	R/W1C-0b

表 8-5. STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0b	Reserved
6	ALV_FLAG	R/W1C	1b	Analog supply low-voltage flag. This bit indicates a low-voltage condition of the analog power supplies. Write 1b to reset the flag to detect the next occurrence of a low-voltage condition. 0b = No event from when flag last cleared 1b = Analog power supply low-voltage detected
5	POR_FLAG	R/W1C	1b	Power-on reset flag. This bit indicates a device reset occurred at power-on or brownout of the IOVDD power supply or by a user reset operation. Write 1b to reset the flag to detect the next occurrence of a device reset. 0b = No reset from when flag last cleared 1b = Reset occurred
4	SPI_ERR	R/W1C	0b	SPI received data CRC error. This bit indicates a CRC error for the SPI received data. Except for this register, register write operations are blocked when the flag is set. Clear the error by writing 1b. The CRC check of the received data is enabled by the SPI_CRC_EN enable bit. 0b = No SPI error 1b = SPI CRC error of the received data

表 8-5. STATUS Register Field Descriptions (续)

Bit	Field	Type	Reset	Description
3	REG_ERR	R/W1C	0b	Register map error. This bit indicates the contents of the register map have changed after the initial configuration. A 16-bit CRC value written to the CRC_MSB and CRC_LSB registers is required to match the register map CRC value computed by the ADC. The register map range for the CRC calculation is 08h to 50h for both the ADS127L14 and ADS127L18 devices. Clear the error by writing the correct CRC value to CRC_MSB and CRC_LSB, then write 1 to the bit. The register map CRC check is enabled by the REG_CRC_EN register bit. 0b = No error 1b = Register map CRC error
2	ADC_ERR	R	0b	ADC error. This bit indicates an internal ADC error. Perform a power cycle or reset the device to clear the error. 0b = No error 1b = ADC error
1	ADDR_ERR	R/W1C	0b	SPI register address error. This bit indicates an SPI error when the register read or write address is outside the valid range. The valid address range is 00h to 50h for both ADS127L14 and ADS127L18 devices. Except for the STATUS register, register write operations are blocked when the flag is set. Clear the error by writing 1b. Address error check is enabled by setting SPI_ADDR_EN = 1. 0b = No error 1b = SPI register read/write address outside the valid range
0	SCLK_ERR	R/W1C	0b	SPI SCLK count error. This bit indicates an SCLK count error when the number of SPI SCLKs are not a multiple of eight. Except for the STATUS register, register write operations are blocked when the flag is set. Clear the error by writing 1b. SCLK count error check is enabled by setting SCLK_CNT_EN = 1. 0b = No error 1b = Number of SCLK clock cycles is not a multiple of eight

8.4 CLK_CNT Register (Address = 03h) [Reset = 00h]

CLK_CNT is described in 表 8-6.

表 8-6. CLK_CNT Register Description

Bit	Field	Type	Reset	Description
7-0	CLK_CNT[7:0]	R	00000000b	Clock count value register. This register is a free-running (roll-over) counter value of the ADC clock. Read the register at known intervals to verify the ADC clock frequency. The clock count value increments at a rate of clock / 32, divided by the CLK_DIV[2:0] divider bits. The clock count is enabled by the CLK_CNT_EN register bit. When enabled, the counter value resets to 00h. When disabled, the count value is 00h.

8.5 GPIO_RD Register (Address = 04h) [Reset = 00h]

GPIO_RD is shown in 图 8-2 and described in 表 8-7.

图 8-2. GPIO_RD Register

7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

表 8-7. GPIO_RD Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	GPIO_RD[7:0]	R	00000000b	GPIO read data register. These bits program the GPIO data corresponding to the GPIO input pins. If the GPIO is programmed as an output, the read value also reports the value of the GPIO pin.

8.6 CRC_MSB, CRC_LSB Registers (Addresses = 05h, 06h) [Reset = 00h]

CRC registers described in 表 8-8.

表 8-8. CRC Registers Description

Name	Address	Type	Reset	Description
CRC_MSB	5h	R/W	00h	Two-byte register map CRC value.
CRC_LSB	6h	R/W	00h	Write a 16-bit CRC value, computed over the register range 08h to 50h for both ADS127L14 and ADS127L18 devices. The register map CRC check is enabled by the REG_CRC_EN bit. The CRC error is reported to the REG_ERR bit of the STATUS register.

8.7 CONTROL Register (Address = 07h) [Reset = 00h]

CONTROL is shown in 图 8-3 and described in 表 8-9.

图 8-3. CONTROL Register

7	6	5	4	3	2	1	0
RESET[5:0]						START	STOP
R/W-000000b						R/W-0b	R/W-0b

表 8-9. CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	RESET[5:0]	R/W	000000b	Software reset. Write the value of 010110b to these bits for software reset. Make sure the START or STOP bits are also 0b in the same write operation. These bits self-clear and always read 00000b.
1	START	R/W	0b	START channel conversions. This bit starts channel conversions by writing 1b. Conversions continue until 1b is written to the STOP bit. This bit also restarts an ongoing conversion. This bit self-clears after being written and always reads 0b. This bit is not functional in synchronized control mode. 0b = No operation 1b = Start or restart conversions on all channels

表 8-9. CONTROL Register Field Descriptions (续)

Bit	Field	Type	Reset	Description
0	STOP	R/W	0b	Stop channel conversions. This bit stops conversions of all channels after the current conversion completes by writing 1b. This bit self-clears after being written and always reads 0b. This bit is not functional in synchronized control mode. 0b = No operation 1b = Stop conversions on all channels

8.8 GEN_CFG1 Register (Address = 08h) [Reset = 00h]

GEN_CFG1 is shown in 图 8-4 and described in 表 8-10.

图 8-4. GEN_CFG1 Register

7	6	5	4	3	2	1
RESERVED		DELAY[2:0]		VCM	REFP_BUF	REF_RNG
R-0b		R/W-000b		R/W-0b	R/W-0b	R/W-0b

表 8-10. GEN_CFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0b	Reserved
5-3	DELAY[2:0]	R/W	000b	Conversion start delay time selection. Select the delay time in number of MODCLK cycles after taking START high (or setting the START bit) to the actual start of channel conversion. 000b = 0 001b = 4 010b = 8 011b = 16 100b = 32 101b = 128 110b = 512 111b = 1024
2	VCM	R/W	0b	Common-mode voltage output enable. This bit enables the common-mode voltage output of the VCM pin. The VCM output voltage is equal to $(AVDD1 + AVSS) / 2$. 0b = VCM disabled 1b = VCM enabled
1	REFP_BUF	R/W	0b	Reference positive buffer enable. This bit enables the REFP pin precharge buffer. 0b = Disabled 1b = Enabled
0	REF_RNG	R/W	0b	Voltage reference range selection. This bit selects the low or high voltage operating range of the reference input. Program the range to match the actual reference voltage. 0b = Low voltage reference range 1b = High voltage reference range

8.9 GEN_CFG2 Register (Address = 09h) [Reset = 04h]

GEN_CFG2 is shown in 图 8-5 and described in 表 8-11.

图 8-5. GEN_CFG2 Register

7	6	5	4	3	2	1	0
AVG_MODE[1:0]		RESERVED	START_MODE[1:0]		SPEED_MODE[1:0]		STBY_MODE
R/W-00b		R/W-0b	R/W-00b		R/W-10b		R/W-0b

表 8-11. GEN_CFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	AVG_MODE[1:0]	R/W	00b	Channel data averaging mode. Select the number of channels to average to form higher resolution data channels from the original data. See the Data Averaging section for more details. 00b = Data averaging disabled 01b = Data averaging in channel groups of two 10b = Data averaging in channel groups of four 11b = Data averaging in channel groups of eight (ADS127L18 only)
5	RESERVED	R/W	0b	Reserved
4-3	START_MODE[1:0]	R/W	00b	START mode selection. These bits program the synchronization mode of the START pin. See the Synchronization section for more details. 00b = Start/stop control mode 01b = Reserved 10b = Synchronized control mode 11b = Reserved
2-1	SPEED_MODE[1:0]	R/W	10b	Speed mode selection. These bits program the device speed mode. The clock frequencies listed correspond to the mode. Internal oscillator operation is not available for the max-speed mode. 00b = Low-speed mode ($f_{CLK} = 3.2\text{MHz}$) 01b = Mid-speed mode ($f_{CLK} = 12.8\text{MHz}$) 10b = High-speed mode ($f_{CLK} = 25.6\text{MHz}$) 11b = Max-speed mode ($f_{CLK} = 32.768\text{MHz}$)
0	STBY_MODE	R/W	0b	Standby mode selection. This bit enables the standby mode when conversions are stopped. Standby mode reduces power consumption when conversions are stopped. 0b = Idle mode, device fully powered 1b = Standby mode, device is powered down

8.10 GEN_CFG3 Register (Address = 0Ah) [Reset = 80h]

GEN_CFG3 is shown in 图 8-6 and described in 表 8-12.

图 8-6. GEN_CFG3 Register

7	6	5	4	3	2	1	0
OUT_DRV	DATA	CLK_CNT_EN	SPI_STAT_EN	SPI_ADDR_EN	SCLK_CNT_EN	SPI_CRC_EN	REG_CRC_EN
R/W-1b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

表 8-12. GEN_CFG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	OUT_DRV	R/W	1b	Digital output driver power selection. Select the digital output driver power. For frame-sync frequencies > 50MHz, use the full-power driver mode, otherwise the half-power mode is optional to reduce I/O power consumption. 0b = Full-power driver mode 1b = Half-power driver mode
6	DATA	R/W	0b	Data resolution selection. This bit selects the output data resolution. 0b = 24-bit resolution 1b = 16-bit resolution
5	CLK_CNT_EN	R/W	0b	Clock counter enable. This bit enables the ADC clock counter register. 0b = Disabled 1b = Enabled
4	SPI_STAT_EN	R/W	0b	SPI status byte output enable. Program this bit to include the STATUS register contents with the SPI response field. 0b = STATUS byte disabled 1b = STATUS byte enabled
3	SPI_ADDR_EN	R/W	0b	SPI register address enable. This bit enables the SPI address error check. The ADDR_ERR bit of the STATUS register sets if the read or write register address are outside the valid range. The valid address range is 00h to 50h for both ADS127L14 and ADS127L18 devices. 0b = SPI address error disabled 1b = SPI address error enabled
2	SCLK_CNT_EN	R/W	0b	SCLK count enable. This bit enables the SPI SCLK count monitor. The number of SCLK clock cycles within an SPI frame must be a multiple of eight. The SCLK_ERR bit of the STATUS register sets if the number of SCLK cycles is not a multiple of 8. 0b = SCLK error disabled 1b = SCLK error enabled
1	SPI_CRC_EN	R/W	0b	SPI CRC enable. This bit enables the SPI CRC error check. When enabled, the device verifies the input CRC value against a calculated value. The device also appends a CRC byte to the SPI output data. The SPI_ERR bit of the STATUS byte sets if the input CRC error is in error. Write 1b to the SPI_ERR bit to clear the error. 0b = SPI CRC disabled 1b = SPI CRC enabled
0	REG_CRC_EN	R/W	0b	Register map CRC enable. This bit enables the register map CRC error check. Write the 16-bit CRC value to the CRC_MSB and CRC_LSB registers. This value is calculated over registers 08h to 50h for both ADS127L14 and ADS127L18 devices. An internal CRC value is compared to the written value. The REG_ERR bit of the STATUS byte sets if the CRC value is not correct. 0b = Register CRC disabled 1b = Register CRC enabled

8.11 DP_CFG1 Register (Address = 0Bh) [Reset = 20h]

DP_CFG1 is shown in 图 8-7 and described in 表 8-13.

图 8-7. DP_CFG1 Register

7	6	5	4	3	2	1	0
DP_CRC_EN	DP_STAT_EN	DP_TDM[1:0]		RESERVED		DP_DAISY	DP_MODE
R/W-0b	R/W-0b	R/W-10b		R/W-00b		R/W-0b	R/W-0b

表 8-13. DP_CFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	DP_CRC_EN	R/W	0b	Data port CRC byte enable. This bit enables the data port CRC byte. A CRC byte is appended to the end of the channel data. 0b = Data port CRC byte disabled 1b = Data port CRC byte enabled
6	DP_STAT_EN	R/W	0b	Data port status byte enable. This bit enables the data port status byte. The status byte is prefixed to the beginning of the channel data. 0b = Data port STATUS byte disabled 1b = Data port STATUS byte enabled
5-4	DP_TDM[1:0]	R/W	10b	Data port time division multiplexing (TDM) configuration. These bits select the number of DOUT pins that provide channel data. See the Time Division Multiplexing section for details. 00b = One data output pin 01b = One or two data output pins 10b = Two or four data output pins 11b = Four or eight data output pins
3-2	RESERVED	R/W	00b	Reserved
1	DP_DAISY	R/W	0b	Data port daisy-chain mode. This pin selects between daisy-chain data input mode or repeat data mode. 0b = TDM data mode. DIN data are shifted-in and appended to the original channel data. 1b = Repeat data mode. DIN data are ignored and the original channel data are repeated. The RPT_DATA flag of the STATUS_DP byte indicates repeated data.
0	DP_MODE	R/W	0b	Data port settled-data mode. At conversion start and device synchronization, select the data output mode. 0b = Wait for settled data before starting frame-sync signals. 1b = Start frame-sync signals after one conversion cycle beginning with unsettled data. The FLT_RDY bit = 0 until data are settled.

8.12 DP_CFG2 Register (Address = 0Ch) [Reset = 00h]

DP_CFG2 is shown in 图 8-8 and described in 表 8-14.

图 8-8. DP_CFG2 Register

7	6	5	4	3	2	1	0
RESERVED	DCLK_DIV[1:0]		DOUT_DLY[4:0]				
R/W-0b	R/W-00b		R/W-00000b				

表 8-14. DP_CFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0b	Reserved
6-5	DCLK_DIV[1:0]	R/W	00b	Data port DCLK frequency divider. These bits select the frame-sync DCLK frequency divider of the controller clock signal source. 00b = Divide by 1 01b = Divide by 2 10b = Divide by 4 11b = Divide by 8
4-0	DOUT_DLY[4:0]	R/W	00000b	Data port DOUT delay. This bit field selects the time offset (delay or advance) of DCLK and FSYNC clock signals relative to the DOUT signals. Positive values delay the DCLK and FSYNC signals; negative values delay the DOUT signal. See the Data Port Offset Timing section for details.

8.13 CLK_CFG Register (Address = 0Dh) [Reset = 00h]

CLK_CFG is shown in 图 8-9 and described in 表 8-15.

图 8-9. CLK_CFG Register

7	6	5	4	3	2	1	0
RESERVED				CLK_SEL		CLK_DIV[2:0]	
R/W-0000b				R/W-0b		R/W-000b	

表 8-15. CLK_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	RESERVED	R/W	0000b	Reserved
3	CLK_SEL	R/W	0b	ADC clock selection. This bit selects the internal oscillator or external clock operation. The clock signal is divisible by the CLK_DIV[2:0] bits. 0b = Internal oscillator 1b = External clock
2-0	CLK_DIV[2:0]	R/W	000b	ADC clock divider. These bits select the clock signal division factor. 000b = Divide by 1 001b = Divide by 2 010b = Divide by 3 011b = Divide by 4 100b = Divide by 8 101b = Divide by 8 110b = Divide by 8 111b = Divide by 8

8.14 GPIO_WR Register (Address = 0Eh) [Reset = 00h]

GPIO_WR is shown in 图 8-10 and described in 表 8-16.

图 8-10. GPIO_WR Register

7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

表 8-16. GPIO_WR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	GPIO_WR[7:0]	R/W	00000000b	GPIO write data. This register is the GPIO write data register. Enable the GPIO pin to the output mode for the pin value to update. See the GPIO_RD register to read GPIO data. 0b = GPIO pin is driven logic low 1b = GPIO pin is driven logic high

8.15 GPIO_DIR Register (Address = 0Fh) [Reset = 00h]

GPIO_DIR is shown in 图 8-11 and described in 表 8-17.

图 8-11. GPIO_DIR Register

7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

表 8-17. GPIO_DIR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	GPIO_DIR[7:0]	R/W	00000000b	GPIO direction. This register programs the GPIO direction to input or output mode. 0b = The GPIO pin is an output 1b = The GPIO pin is an input

8.16 GPIO_EN Register (Address = 10h) [Reset = 00h]

GPIO_EN is shown in 图 8-12 and described in 表 8-18.

图 8-12. GPIO_EN Register

7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

表 8-18. GPIO_EN Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	GPIO_EN[7:0]	R/W	00000000b	GPIO enable. This register enables the GPIO function to each pin. When enabled, the GPIO pin overrides all other pin functions. GPIO pin functions are not available in hardware programming mode. 0b = The GPIO pin is disabled 1b = The GPIO pin is enabled

8.17 CH_n_CFG1 Registers (Address = Channel Number × 08h + 11h) [Reset = 00h]

Channel *n* configuration 1 register addresses are shown in 表 8-19. The register bit map is shown in 图 8-13 and described in 表 8-20.

表 8-19. CH_n_CFG1 Register Addresses

NAME	DESCRIPTION	ADDRESS
CH0_CFG1	Channel 0 configuration 1	11h
CH1_CFG1	Channel 1 configuration 1	19h
CH2_CFG1	Channel 2 configuration 1	21h
CH3_CFG1	Channel 3 configuration 1	29h
CH4_CFG1	Channel 4 configuration 1	31h
CH5_CFG1	Channel 5 configuration 1	39h
CH6_CFG1	Channel 6 configuration 1	41h
CH7_CFG1	Channel 7 configuration 1	49h

图 8-13. CH_n_CFG1 Register

7	6	5	4	3	2	1	0
RESERVED	CH _n _MUX[2:0]			CH _n _INP_RNG	CH _n _EX_RNG	CH _n _BUFN	CH _n _BUFP
R/W-0b	R/W-000b			R/W-0b	R/W-0b	R/W-0b	R/W-0b

表 8-20. CH_n_CFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0b	Reserved
6-4	CH _n _MUX[2:0]	R/W	000b	Channel input multiplexer selection. These bits select between the signal input and input test modes. See the Analog Inputs (A_{INP}, A_{INN}) section for details. 000b = Normal input polarity 001b = Reverse input polarity 010b = Offset and noise test: Internal short to mid supply 011b = CMRR test to A _{INP} 100b = CMRR test to A _{INN} 101b = - FS test 110b = +FS test 111b = +FS test
3	CH _n _INP_RNG	R/W	0b	Channel input range selection. This bit selects the 1x or 2x input range. See the Input Range section for more details. 0b = 1x input range 1b = 2x input range
2	CH _n _EX_RNG	R/W	0b	Channel extended input range selection. This bit extends the input range by 25%. See the Input Range section for more details. 0b = Disabled 1b = Enabled: The FS range is extended by 25%
1	CH _n _BUFN	R/W	0b	Channel analog input negative buffer enable. This bit enables the channel A _{INN} precharge buffer. 0b = Disabled 1b = Enabled
0	CH _n _BUFP	R/W	0b	Channel analog input positive buffer enable. This bit enables the channel A _{INP} precharge buffer. 0b = Disabled 1b = Enabled

8.18 CH_n_CFG2 Registers (Address = Channel Number × 08h + 12h) [Reset = 00h]

Channel *n* configuration 2 register addresses are shown in 表 8-21. The register bit map is shown in 图 8-14 and described in 表 8-22.

表 8-21. CH_n_CFG2 Register Addresses

NAME	REGISTER DESCRIPTION	ADDRESS
CH0_CFG2	Channel 0 configuration 2	12h
CH1_CFG2	Channel 1 configuration 2	1Ah
CH2_CFG2	Channel 2 configuration 2	22h
CH3_CFG2	Channel 3 configuration 2	2Ah
CH4_CFG2	Channel 4 configuration 2	32h
CH5_CFG2	Channel 5 configuration 2	3Ah
CH6_CFG2	Channel 6 configuration 2	42h
CH7_CFG2	Channel 7 configuration 2	4Ah

图 8-14. CH_n_CFG2 Register

7	6	5	4	3	2	1	0
RESERVED		CH _n _PWDN	CH _n _FLTR[4:0]				
R/W-00b		R/W-0b	R/W-00000b				

表 8-22. CH_n_CFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R/W	00b	Reserved
5	CH _n _PWDN	R/W	0b	Channel power-down mode selection. When set, the ADC channel is powered down. When powered down, channel data are 0s and FILTRDY always read 0. Data from powered-down channels are included in TDM and channel averaging modes. 0b = Channel powered up 1b = Channel powered down

表 8-22. CHn_CFG2 Register Field Descriptions (续)

Bit	Field	Type	Reset	Description
4-0	CHn_FLTR[4:0]	R/W	00000b	Channel digital filter and oversampling ratio value selection. These bits configure the digital filter of the channel. Different values of the data rate are programmable between channels. However, the ratio of OSR among the channels is a power of 2. The filter has five configurations: wideband, sinc4, sinc4 + sinc1, sinc3, and sinc3 + sinc1, each with a range of OSR values. 00000b = Wideband: OSR = 32 00001b = Wideband: OSR = 64 00010b = Wideband: OSR = 128 00011b = Wideband: OSR = 256 00100b = Wideband: OSR = 512 00101b = Wideband: OSR = 1024 00110b = Wideband: OSR = 2048 00111b = Wideband: OSR = 4096 01000b = Sinc4: OSR = 12 01001b = Sinc4: OSR = 16 01010b = Sinc4: OSR = 24 01011b = Sinc4: OSR = 32 01100b = Sinc4: OSR = 64 01101b = Sinc4: OSR = 128 01110b = Sinc4: OSR = 256 01111b = Sinc4: OSR = 512 10000b = Sinc4: OSR = 1024 10001b = Sinc4: OSR = 2048 10010b = Sinc4: OSR = 4096 10011b = Sinc4: OSR = 32 + sinc1: OSR = 2 10100b = Sinc4: OSR = 32 + sinc1: OSR = 4 10101b = Sinc4: OSR = 32 + sinc1: OSR = 10 10110b = Sinc4: OSR = 32 + sinc1: OSR = 20 10111b = Sinc4: OSR = 32 + sinc1: OSR = 40 11000b = Sinc4: OSR = 32 + sinc1: OSR = 100 11001b = Sinc4: OSR = 32 + sinc1: OSR = 200 11010b = Sinc4: OSR = 32 + sinc1: OSR = 400 11011b = Sinc4: OSR = 32 + sinc1: OSR = 1000 11100b = Sinc3: OSR = 26667 11101b = Sinc3: OSR = 32000 11110b = Sinc3: OSR = 32000 + sinc1: OSR = 3 11111b = Sinc3: OSR = 32000 + sinc1: OSR = 5

8.19 CH_n Offset Registers [Reset = 000000h]

Channel *n* offset registers are described in 表 8-19.

表 8-23. CH_n Offset Registers Description

NAME	ADDRESS			TYPE	RESET	DESCRIPTION
	MSB	MID	LSB			
Channel 0 offset	13h	14h	15h	R/W	000000h	These registers are three-byte offset registers. Three registers form the 24-bit offset calibration word of each channel. The offset value is in two's-complement representation and is subtracted from the conversion result. The offset operation precedes the gain operation. In 16-bit mode, conversion data are left-justified to the 24-bit offset value.
Channel 1 offset	1Bh	1Ch	1Dh			
Channel 2 offset	23h	24h	25h			
Channel 3 offset	2Bh	2Ch	2Dh			
Channel 4 offset	33h	34h	35h			
Channel 5 offset	3Bh	3Ch	3Dh			
Channel 6 offset	43h	44h	45h			
Channel 7 offset	4Bh	4Ch	4Dh			

8.20 CH_n Gain Registers [Reset = 400000h]

Channel *n* gain registers are described in 表 8-24.

表 8-24. CH_n Gain Registers Description

NAME	ADDRESS			TYPE	RESET	DESCRIPTION
	MSB	MID	LSB			
Channel 0 gain	16h	17h	18h	R/W	400000h	These registers are three-byte gain registers. Three registers form the 24-bit gain calibration word of each channel. The gain value is in straight-binary representation and is normalized to 400000h for gain = 1. The conversion data are multiplied by GAIN[23:0] / 400000h after the offset operation.
Channel 1 gain	1Eh	1Fh	20h			
Channel 2 gain	26h	27h	28h			
Channel 3 gain	2Eh	2Fh	30h			
Channel 4 gain	36h	37h	38h			
Channel 5 gain	3Eh	3Fh	40h			
Channel 6 gain	46h	47h	48h			
Channel 7 gain	4Eh	4Fh	50h			

9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

High-performance capability of the ADS127L1x is achievable when familiar with the requirements of the input driver, antialias filter, reference voltage, bypass capacitors, and PCB layout. The following sections provide design guidelines.

9.1.1 Input Driver

The optional input precharge buffers reduce settling time and bandwidth requirements of the signal driver. Enable the input precharge buffers when the input driver bandwidth is below 10MHz, or if an appreciable distance exists between the driver and ADC inputs. For higher bandwidth drivers, disable the precharge buffers to reduce power consumption. However, in any case, full-rated THD and SNR data sheet performance is realized when the input precharge buffers are active. Slower speed modes operate the modulator at a slower clock rate, thus the driver has more time to settle between the modulator sampling transients. See the related single-channel ADC [THP210 and ADS127L11 Performance application note](#) for details of the THP210 driver performance.

9.1.2 Antialias Filter

Input signals occurring near the modulator sampling rate, $f_{MOD} = f_{CLK} / 2$, alias to the pass band, resulting in data errors. When aliased, the frequency errors are unable to be removed by post processing. An analog antialias filter at the ADC inputs removes out-of-band frequencies from the input signal to prevent frequency aliasing into the pass band. The required filter order of the filter is dependent on the selected OSR and the target value of signal attenuation at f_{MOD} . A large value of OSR provides more frequency range between the f_{DATA} Nyquist frequency and f_{MOD} for filter attenuation. For example, for OSR = 128, more than two decades of frequency separates f_{DATA} and f_{MOD} . With a corner frequency of f_{DATA} , a third-order, 60dB per decade filter provides a 120dB alias rejection at f_{MOD} .

9.1.3 Reference Voltage

For data sheet performance, the ADC requires a reference voltage with low noise and good drive strength to drive the sampled reference input. Because the modulator continuously samples the reference voltage whether conversions are ongoing or not (except in standby and power-down modes), the reference loading is constant. Therefore, incomplete settling of the reference voltage appears as a gain error to the system. The combined gain error of the reference voltage and the ADC is removed by calibration. The optional positive input reference precharge buffer greatly relaxes the reference voltage driving requirement, resulting in less gain error from the driver.

Route the REFN pin directly to the ground pin of the voltage reference with a separate PCB trace. This practice avoids the possibility of ground noise pickup in the reference voltage.

9.2 Typical Application




图 9-1. Input Signal Antialias Filter and Reference Voltage

9.2.1 Design Requirements

图 9-1 shows an input antialias filter using the FDA input signal driver. The goal of this design is an antialias filter at the ADC input to attenuate out-of-band signals at the modulator sample rate (f_{MOD}). The filter requirement is 90dB attenuation at the f_{MOD} frequency (12.8MHz in high-speed mode) using $OSR = 32$ ($f_{DATA} = 400kHz$) in wideband filter mode. The other filter design goals are flat amplitude response and low group delay error within the pass band of the signal.

表 9-1 lists the target design values and the actual values in this design example.

表 9-1. Antialias Filter Design Requirements

FILTER PARAMETER	TARGET VALUE	ACTUAL VALUE
Voltage gain	0dB	0dB
Alias rejection at 12.8MHz	90dB	90dB
- 0.1dB frequency	250kHz	260kHz
- 3dB frequency	500kHz	550kHz
Pass-band amplitude peaking	20m dB	12m dB
Group delay linearity	0.1 μs	0.017 μs
Total noise of the filter and ADC (165kHz bandwidth)	12 μV	11.8 μV

9.2.2 Detailed Design Procedure

The antialias filter consists of a passive first-order input filter, an active second-order filter, and a passive first-order output filter. The filter is fourth-order overall. The filter design accommodates the worst-case wideband filter OSR value (32). This worst-case value results in less than two decades of frequency range between the

Nyquist frequency at f_{DATA} and the f_{MOD} frequency. The fourth-order filter provides 90dB rolloff over this frequency range. The filter rolloff at f_{MOD} is the key function of the filter.

The THS4551 amplifier is selected for the active filter stage because of the 135MHz gain-bandwidth product and 50ns settling time. The amplifier GBP is sufficient to maintain the filter rolloff at 12.8MHz, even with the dc gain of 15dB. For example, for applications where gain is desired, a 10MHz amplifier has marginal GBP to fully support the required rolloff at the f_{MOD} frequency.

The design of the active filter section begins with an equal-R assumption to reduce the number of component values to select. The dc gain of the filter is $R_3 / (R_1 + R_2)$. The $1\text{k}\Omega$ resistors are low enough in value to keep resistor noise and amplifier input current noise from affecting the noise of the ADC.

The $1\text{k}\Omega$ input resistor is divided into two 499Ω resistors (R_1 and R_2) to implement the first-order filter using C_1 . The first-order filter is decoupled from the second-order active filter, but shares R_1 and R_2 to determine each filter stage corner frequency. The corner frequency is given by C_1 and the Thevenin resistance at the terminals of C_1 ($R_{\text{TH}} = 2 \times 250\Omega$).

Assuming an arbitrary selection for R_4 ($2 \times 499\Omega$) is used for this design. Calculate the values of the $2 \times 180\text{pF}$ (C_3) feedback capacitors and the single 330pF differential capacitor (C_2). These values are calculated by the filter design equations given in the [Design Methodology for MFB Filters in ADC Interface Applications application note](#). The design inputs are filter f_0 and filter Q for the multiple-feedback active-filter topology. The differential capacitor (C_4) is not part of the filter design but improves filter phase margin. The 5Ω resistors (R_5) isolate the amplifier outputs from stray capacitance to further improve filter phase margin.

The final RC filter at the ADC inputs serves two purposes. First, the filter provides a fourth pole to the overall filter response, thereby increasing filter rolloff. The other purpose of the filter is a charge reservoir to filter the sampled input of the ADC. The charge reservoir reduces the instantaneous charge demand of the amplifier, maintaining low distortion and low gain error that otherwise degrades from incomplete amplifier settling. The input filter values are $2 \times 22\Omega$ and 2.2nF . The 22Ω resistors are outside the THS4551 filter loop to isolate the amplifier outputs from the 2.2nF capacitor to maintain phase margin.

Low voltage-coefficient C0G capacitors are used everywhere in the signal path for the low distortion properties. The amplifier gain resistors are 0.1% tolerance to provide best possible THD performance. The ADC VCM output connection to the amplifier VOCM input pin is optional because the same function is provided by the amplifier.

See the [THS4551 data sheet](#) for additional examples of active filter design and applications.

9.2.3 Application Curves

The following figures are produced by the [TINA-TI™](#), SPICE-based analog simulation program. Download the THS4551 SPICE model at the [THS4551 product folder](#).

图 9-2 shows the frequency response of the antialias filter and the *total* response of the antialias filter and ADC. As shown in this image, the filter provides 90dB stop-band attenuation from the Nyquist frequency to the 12.8MHz f_{MOD} frequency.

图 9-3 shows the analog filter group delay. The 0.575 μ s group delay is small in comparison to the 85 μ s group delay of the ADC digital filter ($34 / f_{DATA}$). The analog filter group delay linearity is 0.017 μ s, peaking at the edge of the 165kHz pass band.




图 9-2. Antialias Filter Frequency Response




图 9-3. Antialias Filter Group Delay

图 9-4 shows the noise density of the antialias filter circuit, the noise density of the ADC, and the combined noise density of the filter and ADC. Noise density is the noise voltage per $\sqrt{\text{Hz}}$ of bandwidth plotted versus frequency.

图 9-5 shows the total noise from the 1Hz start frequency up to the ADC final bandwidth. Below 200Hz, noise is dominated by $1/f$ voltage and current noise of the THS4551 amplifier. Above 200Hz, noise is dominated by ADC noise. The combined noise of the filter and ADC over the 165kHz bandwidth is 11.8 μ V, meeting the 12 μ V target value.




图 9-4. Noise Density




图 9-5. Total Noise

9.3 Power Supply Recommendations

The ADCs have three analog power supplies and one digital power supply. Power-supply voltages AVDD1 and AVSS configure the channels for unipolar or bipolar signal types. Example configurations are AVDD1 = 5V and AVSS = DGND for unipolar signals, and AVDD1 = 2.5V and AVSS = - 2.5V for bipolar signals. The AVDD2 power-supply voltage is with respect to AVSS and the IOVDD power-supply voltage is with respect to DGND. The specified range of the power supplies are listed in the [Recommended Operating Conditions](#).

The power supplies do not require special sequencing and are able to be powered up in any order. However, make sure no analog or digital input exceeds the respective AVDD1 and AVSS (analog) or IOVDD (digital) power-supply voltages. An internal reset is performed after the IOVDD power-supply voltage is applied.

表 9-2 shows the recommended bypass capacitors for the devices. All capacitors are ceramic, rated 6.3V, and X7R dielectric. In addition to using a single ground plane for DGND, best performance is achieved with power planes for IOVDD, AVDD1, AVDD2, and AVSS. If AVSS is 0V for unipolar supply operation, AVSS and DGND are the same plane.

For both the ADS127L14 and the ADS127L18, the AVSS pin numbers 45 and 51 do not require bypass capacitors. In addition, the ADS127L14 AVSS pin numbers 29 through 36 do not require bypass capacitors. Tie these pins to the AVSS plane.

表 9-2. Bypass Capacitors

POSITIVE PINS	NEGATIVE PINS	CAPACITOR (6.3V, X7R)
IOVDD (pins 18, 19 tied together)	DGND (pin17)	2.2uF
CAPD (pin 20)	DGND (pin 21)	2.2uF
AVDD1 (pins 23, 24 tied together)	AVSS (pin 22)	2.2uF
AVDD2 (pin 25)	AVSS (pin 22)	2.2uF
CAPA (pins 26, 27 tied together)	AVSS (pin 28)	10uF
REFP (pins 49, 50 tied together)	REFN (pins 47, 48 tied together)	2.2μF (REFP buffer on), 10uF (REFP buffer off)
REFN (pins 47, 48 tied together)	AVSS (pins 45, 51 tied together)	2.2μF (only required if REFN is not tied to ground)

9.4 Layout

9.4.1 Layout Guidelines

To achieve data sheet performance, use a minimum four-layer PCB board with the inner layers dedicated to ground and power planes. Use one or more power planes to route the power supplies to the ADC. Best performance is achieved by combining the analog and digital grounds on a single, unbroken ground plane. In some layout geometries, however, separate analog and digital grounds are necessary to direct digital currents away from the analog ground. Digital currents include pulsing LED indicators, relays, and so on. In this case, consider separate ground return paths for these loads. When separate analog and digital grounds are used, join the grounds at the ADC.

The top and bottom layers route the analog and digital signals. Route the input signal as a matched differential pair throughout the signal chain to reduce differential noise coupling. Avoid crossing or adjacent placement of digital signals with the analog signals. Separate the ADC clock input signal from SPI and frame-sync signals to avoid coupling to the clock signal. The device pin placement minimizes the need to cross digital and analog signals.

Place the voltage reference close to the ADC. Orient the reference such that the reference ground pin is close to the ADC REFN pins. Furthermore, make a direct connection from the REFN pins to the reference ground pin. Place the reference input capacitor close to the ADC pins. Place the signal input bypass capacitors close to the ADC inputs. Preferably, optimize the location of the differential input capacitor over the location of the capacitors from each input to ground.

图 9-6 shows an ADS127L18 layout example. The analog input differential capacitors are 2.2nF C0G dielectric, ceramic style in 0402 size. The analog input common-mode capacitors are 220pF C0G dielectric in 0402 size. The differential input capacitors are placed closest to the device input pins. The analog input drivers originate from both top and bottom sides of the PCB to conserve space. The digital outputs are source-terminated with 10Ω resistors to impedance match to 50Ω traces. A four-layer PCB is used, with the inner layers dedicated as ground and power planes.

9.4.2 Layout Example




图 9-6. ADS127L18 PCB Layout Example

See the [QFN and SON PCB Attachment application note](#) for details of attaching the VQFN package to the printed circuit board.

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [THP210 and ADS127L11 Performance application note](#)
- Texas Instruments, [ADS127L11 CRC Calculator](#)
- Texas Instruments, [IEPE Vibration Sensor Interface Reference Design for PLC Analog Input design guide](#)
- Texas Instruments, [THS4551 Low-Noise, Precision, 150-MHz, Fully Differential Amplifier data sheet](#)
- Texas Instruments, [REF60xx High-Precision Voltage Reference with Integrated ADC Drive Buffer data sheet](#)
- Texas Instruments, [Design Methodology for MFB Filters in ADC Interface Applications application note](#)
- Texas Instruments, [QFN and SON PCB Attachment application note](#)

10.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

TI E2E™ 中文支持论坛 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

10.4 Trademarks

TINA-TI™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

11 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (March 2024) to Revision A (June 2024)	Page
• 更改了 <i>特性</i> 中的数据端口要点.....	1
• 更改了 <i>说明</i> 部分中对帧同步数据端口的讨论.....	1
• Changed ADS127L14 pin numbering in the <i>Pin Configurations and Functions</i> section.....	4
• Changed CLKIN timing requirements.....	16
• Changed START pin timing requirements	16
• Changed <i>Timing Diagrams</i> section.....	17
• Changed the <i>Data Averaging</i> section.....	49
• Changed ADS127L14 register map CRC range from registers (08h to 30h) to (08h to 50h).....	53
• Changed <i>FSYNC Pin</i> section.....	54
• Changed <i>DCLK Pin</i> section.....	54
• Changed the <i>Time Division Multiplexing</i> section.....	55
• Changed <i>Daisy Chain</i> section.....	56
• Changed <i>Data Packet</i> section.....	57
• Changed <i>Data Port Timing Adjustment</i> section.....	59
• Changed DP_TDM[1:0] description in DP_CFG1 register.....	66
• Changed ADS127L14 CRC register map range from registers (08h to 30h) to (08h to 50h).....	66
• Changed ADS127L14 SPI address range error from register (30h) to (50h).....	66
• Changed <i>Amplitude peaking</i> to <i>Pass-band amplitude peaking</i> in <i>Antialias Filter Design Requirements</i> table.....	82
• Changed which ADS127L14 AVSS pin numbers do not need bypass capacitors in <i>Power Supply Recommendations</i>	85

12 Mechanical, Packaging, and Orderable Information




The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

EXAMPLE BOARD LAYOUT

RSH0056D

VQFN - 1 mm max height

VQFN

LAND PATTERN EXAMPLE
SCALE:10X0.05 MAX
ALL AROUNDNON SOLDERMASK
DEFINED
(PREFERRED)0.05 MIN
ALL AROUNDSOLDERMASK
OPENING
METAL
SOLDERMASK
DEFINED

SOLDERMASK DETAILS

4218794/A 07/2013

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

RSH0056D

VQFN - 1 mm max height

VQFN



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PADS127L18IRSHR	ACTIVE	VQFN	RSH	56	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RSH 56

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4207513/D

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司