

ISOTMP35-Q1 具有模拟输出、小于 2 秒响应时间和 500V_{RMS} 工作电压的汽车级 $\pm 1.5^{\circ}\text{C}$ 、3kV_{RMS} 隔离温度传感器

1 特性

- 具有符合 AEC-Q100 标准的下列特性：
 - 温度等级 0：-40°C 至 150°C 环境工作温度范围
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C5
- 功能安全型
 - 可提供用于功能安全系统设计的文档
- 稳健可靠的集成隔离栅：
 - 可承受的隔离电压：3000V_{RMS}
 - 隔离工作电压：500V_{RMS}
- 隔离栅寿命：> 50 年
- 温度传感器精度
 - $\pm 0.5^{\circ}\text{C}$ (25°C 时的典型值)
 - 0°C 至 70°C 范围内为 $\pm 1.5^{\circ}\text{C}$ (最大值)
 - 40°C 至 150°C 范围内为 $\pm 2.0^{\circ}\text{C}$ (最大值)
- 工作电源电压范围：2.3V 至 5.5V
- 正斜率传感器增益：10mV/°C (0°C 下，失调电压为 500mV)
- 快速热响应：< 2 秒
- 输出短路保护
- 低功耗：9μA (典型值)
- DFQ (SOIC-7) 封装
- 安全相关认证 (计划)：
 - 符合 UL 1577 标准且长达 1 分钟的 3kV_{RMS} 隔离

2 应用

- 碳化硅 (SiC) PowerFET 温度监测
- 绝缘栅双极晶体管 (IGBT) PowerFET 温度监测
- 混合动力汽车/电动汽车电池管理系统 (BMS)
- HEV/EV 车载充电器 (OBC) 和无线充电器
- HEV/EV 直流/直流转换器
- HEV/EV 逆变器和电机控制
- 动力总成温度传感器

3 说明

ISOTMP35-Q1 是业界先进的隔离温度传感器 IC，集成了隔离栅，可承受高达 3000V_{RMS} 电压，具有一个模拟温度传感器，可在 -40°C 至 150°C 范围内实现 10mV/°C 的斜率。通过这种集成，可将传感器与高压热源 (例如，高压 FET、IGBT 或高压接触器) 置于同一位置，而无需昂贵的隔离电路。与通过将传感器放置在较远位置来满足隔离要求的方法相比，直接接触高压热源还可提供更高的精度和更快的热响应。

ISOTMP35-Q1 由 2.3V 至 5.5V 的非隔离式电源供电，可轻松集成到高压平面没有子稳压电源的应用中。

集成隔离栅满足 UL 1577 的要求。表面贴装封装 (7 引脚 SOIC) 可提供从热源到嵌入式热传感器的出色热流，更大幅度地降低热质量并提供更精确的热源测量。这降低了对耗时热建模的需求，并通过减少由于制造和组装而产生的机械变化来提高系统设计裕度。

ISOTMP35-Q1 AB 类输出驱动器提供强大的 500 μA 最高输出，可驱动高达 1000pF 的容性负载，并可直接连接到模数转换器 (ADC) 采样保持输入端。


封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
ISOTMP35-Q1	DFQ (SOIC, 7)	4.9mm × 6mm


(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。





功能方框图



典型应用

Table of Contents

1 特性	1	6.3 Features Description.....	11
2 应用	1	6.4 Device Functional Modes.....	15
3 说明	1	7 Application and Implementation	15
4 Pin Configuration and Functions	4	7.1 Application Information.....	15
5 Specifications	5	7.2 Typical Application.....	20
5.1 Absolute Maximum Ratings.....	5	7.3 Power Supply Recommendations.....	22
5.2 ESD Ratings.....	5	7.4 Layout.....	22
5.3 Recommended Operating Conditions.....	5	8 Device and Documentation Support	23
5.4 Thermal Information.....	5	8.1 Documentation Support.....	23
5.5 Insulation Specification.....	6	8.2 接收文档更新通知.....	23
5.6 Power Ratings.....	7	8.3 支持资源.....	23
5.7 Safety-Related Certifications.....	7	8.4 Trademarks.....	23
5.8 Safety Limiting Values.....	7	8.5 静电放电警告.....	23
5.9 Electrical Characteristics.....	8	8.6 术语表.....	23
5.10 Typical Characteristics.....	9	9 Revision History	23
6 Detailed Description	11	10 Mechanical, Packaging, and Orderable Information	23
6.1 Overview.....	11		
6.2 Functional Block Diagram.....	11		

4 Pin Configuration and Functions




图 4-1. DFQ Package 7-Pin SOIC Top View

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	DFQ		
GND	3	G	Ground
NC	2	–	No connect
TSENSE	5	–	Temperature pin connected to high-voltage heat source
	6		
	7		
V _{DD}	1	P	Supply voltage
V _{OUT}	4	O	Output voltage proportional to temperature

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

5 Specifications

5.1 Absolute Maximum Ratings

Over free-air temperature range unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	V_{DD}	- 0.3	6	V
Output voltage	V_{OUT}	- 0.3	$V_{DD} + 0.3$	V
Output current	I_{OUT}	- 30	30	mA
Operating junction temperature, T_J		- 60	155	°C
Storage temperature, T_{stg}		- 65	155	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±2500	V
		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C5	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	2.3		5.5	V
T_A	Operating ambient temperature	- 40		150	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISOTMP35-Q1	UNIT
		DFQ (SOIC)	
		7 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	62.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	38.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter	38.3	°C/W
ψ_{JB}	Junction-to-board characterization parameter	N/A	°C/W
M_T	Thermal Mass	51.0	mJ/°C

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

5.5 Insulation Specification

Over free-air temperature range and $V_{DD} = 2.3V$ to $5.5V$ (unless otherwise noted); Typical specifications are at $T_A = 25^\circ C$ and $V_{DD} = 3.3V$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External Clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>4	mm
CPG	External Creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
CTI	Comparative tracking index	DIN EN 60112; IEC 60112	>400	V
	Material Group		II	
	Overvoltage category	Rated mains voltage ≤ 150V _{RMS}	I-IV	
		Rated mains voltage ≤ 300V _{RMS}	I-III	
DIN EN IEC 60747-17 (VDE 0884-17)				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	707	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	500	V _{RMS}
		At DC voltage	707	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	4250	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽²⁾	Tested in air, 1.2/50- μ s waveform per IEC 62368-1	5000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Tested in oil (qualification test), 1.2/50- μ s waveform per IEC 62368-1	6500	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.3 × V _{IORM} , t _m = 10s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = V _{IOTM} , t _{ini} = 1s, V _{pd(m)} = 1.5 × V _{IORM} , t _m = 1s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁶⁾ , V _{pd(ini)} = V _{IOTM} = V _{pd(m)} ; t _{ini} = t _m = 1s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.1V _{PP} at 100kHz	1.4	pF
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500V at T _A = 25°C	>10 ¹²	Ω
		V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C	>10 ¹¹	
		V _{IO} = 500V at T _A = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60s (qualification); V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production)	3000	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Take care to maintain the creepage and clearance distance of the board design to make sure that the mounting pads of the isolator on the printed circuit board do not reduce this distance. Creepage and clearance on a printed circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) Testing is carried out in air to determine the surge immunity of the isolation barrier.
- (3) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.
- (6) Either method b1 or b2 is used in production.

5.6 Power Ratings

$V_S = 5.5\text{ V}$, $T_A = 125^\circ\text{C}$, $T_J = 150^\circ\text{C}$, device soldered on the device evaluation board.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_{D2}	Maximum power dissipation by (side-2)	$V_S = 5.5\text{ V}$, $I_Q = 17\text{ }\mu\text{A}$, no VOUT load			94	μW

5.7 Safety-Related Certifications

UL	
UL 1577 Component Recognition Program	Certified according to IEC 62368-1 CB
File number: Pending	Certificate number: Pending

5.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	Safety input, output, or supply current (side 2) ⁽¹⁾	$R_{\theta JA} = 116.4^\circ\text{C/W}$, $V_I = 5\text{ V}$, $T_J = 150^\circ\text{C}$, $T_A = 25^\circ\text{C}$			0.22	A
P_S	Safety input, output, or total power ⁽¹⁾	$R_{\theta JA} = 116.4^\circ\text{C/W}$, $T_J = 150^\circ\text{C}$, $T_A = 25^\circ\text{C}$			1.1	W
T_S	Safety temperature ⁽¹⁾				150	$^\circ\text{C}$

- (1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S must not be exceeded. These limits vary with the ambient temperature, T_A .
The junction-to-air thermal resistance, $R_{\theta JA}$, in the [§ 5.4](#) table is that of a device installed on a device evaluation board. Use these equations to calculate the value for each parameter:
 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.
 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.
 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

5.9 Electrical Characteristics

Over free-air temperature range and $V_{DD} = 2.3V$ to $5.5V$ (unless otherwise noted); Typical specifications are at $T_A = 25^\circ C$ and $V_{DD} = 3.3V$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
TEMPERATURE SENSOR							
T _{ERR}	Temperature accuracy	0°C to 70°C		- 1.5	±0.5	1.5	°C
T _{ERR}	Temperature accuracy	-40°C to 150°C		- 2.5	±0.5	2.5	°C
PSR	DC power supply rejection			- 0.1	0.02	0.1	°C/V
T _{SENS}	Temperature sensitivity	T _A = -40°C to 150°C			10.00		mV/°C
T _{LTD}	Long-term drift ⁽¹⁾	300 hours at 150°C, 5.5V			.05		°C
V _{OUT}	Output voltage	T _A = 0°C			500		mV
		T _A = 25°C			750		mV
NL	Nonlinearity	T _A = - 40°C to 150°C			0.5		°C
t _{RESP_D}	Directional Response time	2-layer 62-mil Rigid PCB 2oz. Copper	τ = 63 % TSENSE = 25°C to 75°C Pins 1 to 4 = 25°C		1600		ms
t _{RESP_L}	Response time (Stirred Liquid)	0.5in x 0.5in, 2-layer 62-mil PCB	τ = 63 % 25°C to 150°C		1600		ms
ANALOG OUTPUT							
Z _{OUT}	Output impedance	I _{LOAD} = 100 μ A, f = 100Hz			20		Ω
		I _{LOAD} = 100 μ A, f = 500Hz			50		Ω
I _{OUT}	Output current					500	μ A
CMTI	Common Mode Transient Immunity	V _{CM} = 500V, Δ V _{OUT} < 200mV, 2 μ s, C _{LOAD} = 1nF, R _{LOAD} = 5k Ω			50		kV/ μ s
L _R	Load regulation	I _{LOAD} = 0 μ A to 500 μ A			6		mV
C _L	Maximum capacitive load					1	nF
POWER SUPPLY							
I _{DD}	Operating current	V _{DD} = 3.3V T _A = 25°C			10	12	μ A
		T _A = - 40°C to 150°C				17	μ A

(1) Long term stability is determined using accelerated operational life testing at a junction temperature of $150^\circ C$.

5.10 Typical Characteristics

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-1. Accuracy vs T_A Temperature




图 5-2. Output Voltage vs Ambient Temperature




图 5-3. Changes in Accuracy vs Ambient Temperature (Due to Load)




图 5-4. Supply Current vs Temperature




图 5-5. Load Regulation vs Ambient Temperature




图 5-6. Line Regulation ($\Delta^\circ\text{C} / \Delta V_{DD}$) vs Ambient Temperature




图 5-7. Output Voltage vs Power Supply




图 5-8. Output vs. Settling Time to Step V_{DD} 图 5-9. Output vs. Settling Time to Ramp V_{DD} 

图 5-10. Thermal Response (Air-to-Fluid Bath)




图 5-11. Output Impedance vs Frequency




图 5-12. PSRR vs Frequency




图 5-13. Output Noise Density

6 Detailed Description

6.1 Overview

The ISOTMP35-Q1 is a linear analog output temperature sensor with an output voltage proportional to temperature. The temperature sensor has an accuracy from 0°C to 70°C of $\pm 1.2^\circ\text{C}$. The ISOTMP35-Q1 provides a positive slope output of 10mV/°C over the full -40°C to 150°C and a supply range from 2.3V to 5.5V. A class-AB output driver provides a maximum output of 500 μA to drive capacitive loads up to 1000pF.

6.2 Functional Block Diagram




图 6-1. Functional Block Diagram

6.3 Features Description

The ISOTMP35-Q1 device combines a robust integrated isolation barrier with a tight accuracy analog output temperature sensor. All the features related to the analog output, accuracy, output characteristics of the sensor, and drive characteristic of the output are treated under the analog output section.

6.3.1 Integrated Isolation Barrier and Thermal Response

The ISOTMP35-Q1 is designed to integrate a robust isolation barrier while maximizing the heat flow. This is made possible by a SO-7 package designed to provide the 3-kVRMS isolating rating (UL1577) and isolation mechanism that minimizes the thermal response from the TSENSE pins to the temperature sensor.

6.3.2 Analog Output

The analog output of the ISOTMP35-Q1 has several characteristics, such as the output accuracy, linearity and drive capability, that must be understood to design the interface to the rest of the signal chain.

6.3.2.1 Common Mode Transient Immunity (CMTI)

CMTI is the capability of the device to tolerate a rising or falling voltage step on the high voltage pins without coupling significant disturbance on the output signal. The device is specified for the maximum common-mode transition rate under which the output signal does not experience a disturbance greater than 200mV lasting longer than 2μs, as shown in [Common-Mode Transient Response](#) with a 50kV/ns common-mode input step. Here, a 1nF load capacitor is utilized along with a 5kΩ load resistor as the load conditions. Higher edge rates than the specified CMTI can be supported with sufficient blanking time after common-mode transitions.




图 6-2. Common-Mode Transient Response

6.3.3 Thermal Response

The SOIC-7 package is designed to maximize the heat flow and minimize the thermal response time from the TSENSE pins to the temperature sensor, while also providing the 3kV_{RMS} isolation rating (UL1577).

When evaluating thermal response with a thermal contact device, care must be taken to understand the gradient that is established by the heat source in the application. Traditionally, most temperature sensors are characterized on the basis of a "stirred-liquid" thermal response test, which sees the totality of the device submerged into a circulated oil bath at an elevated temperature, which typically provides the best possible response the device yields, having all parts of the device held to the secondary temperature for the purposes of establishing a new thermal equilibrium point. This style of test is visualized in [Stirred Liquid Thermal Response Test](#), and the results of this test are presented in [Thermal Response \(Air-to-Fluid Bath\)](#).




图 6-3. Stirred Liquid Thermal Response Test

ISOTMP35-Q1 is also evaluated by means of a "directional" temperature response test, where only the thermally connected, high-voltage pins of the device are exposed to the elevated temperature, while the remaining low voltage pins remain in free air at a standard room temperature condition of 25°C . The objective of this form of thermal response test is to more properly evaluate the thermal conductivity of the device under test, even though slight error can persist from the reference temperature.




图 6-4. Directional Thermal Response Test

This is demonstrated in 图 6-5, where ISOTMP35-Q1 is shown alongside a standard negative temperature coefficient (NTC) thermistor, as well as the same NTC adhered via non-conductive thermal epoxy to the high voltage copper, placed at clearance distance of 4mm from the temperature source. The resulting responses demonstrate both the superior response time, as well as the accuracy of the ISOTMP35-Q1 device. The reference temperature in this test is 75°C .




图 6-5. ISOTMP35-Q1 Directional Thermal Response

6.4 Device Functional Modes

The singular functional mode of the ISOTMP35-Q1 is an analog output directly proportional to temperature.

7 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The features of the ISOTMP35-Q1 make the device versatile for various high voltage temperature-sensing applications. The ISOTMP35-Q1 can operate down to a 2.3V supply with 9μA current consumption. As a result, the device is also well designed for battery applications where a number of these batteries can be stacked for high voltage output.

7.1.1 Output Voltage Linearity

As illustrated in 图 5-2, the ISOTMP35-Q1 device exhibits a linear output of 10mV/°C. For temperature above 100°C, a small gain shift (T_C) is present on the output (V_{OUT}). When small shifts are expected, a piecewise linear function provides the best accuracy and is used for the device accuracy specifications. 表 7-2 lists the typical output voltages of the ISOTMP35-Q1 device across the full operating temperature range. The calculated linear column represents the ideal linear V_{OUT} output response with respect to temperature, while the piecewise linear columns indicate the small voltage shift at elevated temperatures.

The piecewise linear function uses three temperature ranges listed in 表 7-1. Use 方程式 1 to calculate the voltage output V_{OUT} of the ISOTMP35-Q1:

$$V_{OUT} = (T_A - T_{INFL}) \times T_C + V_{OFFS} \quad (1)$$

where

- V_{OUT} is the voltage output for a given temperature
- T_A is the ambient temperature in $^{\circ}\text{C}$
- T_{INFL} is the temperature inflection point for a piecewise segment in $^{\circ}\text{C}$
- T_C is the temperature coefficient or gain
- V_{OFFS} is the voltage offset

Use 表 7-2 to calculate the ambient temperature (T_A) for a given V_{OUT} voltage output within a piecewise voltage range (V_{RANGE}). For applications where the accuracy enhancement above 100°C is not required, use the first row of 表 7-1 for all voltages.

$$T_A = (V_{OUT} - V_{OFFS}) \div T_C + T_{INFL} \quad (2)$$

表 7-1. Piecewise Linear Function Summary

T_A RANGE ($^{\circ}\text{C}$)	V_{RANGE} (mV)	T_{INFL} ($^{\circ}\text{C}$)	T_C (mV/ $^{\circ}\text{C}$)	V_{OFFS} (mV)
- 40 to 100	< 1500	0	10	500
+100 to 125	1500 to 1752.5	100	10.1	1500
125 to 150	> 1752.5	125	10.6	1752.5

表 7-2. Transfer Table

TEMPERATURE (°C)	V _{OUT} (mV) CALCULATED LINEAR VALUES	V _{OUT} (mV) PIECEWISE LINEAR VALUES
- 40	100	100
- 35	150	150
- 30	200	200
- 25	250	250
- 20	300	300
- 15	350	350
- 10	400	400
- 5	450	450
0	500	500
5	550	550
10	600	600
15	650	650
20	700	700
25	750	750
30	800	800
35	850	850
40	900	900
45	950	950
50	1000	1000
55	1050	1050
60	1100	1100
65	1150	1150
70	1200	1200
75	1250	1250
80	1300	1300
85	1350	1350
90	1400	1400
95	1450	1450
100	1500	1500
105	1550	1550.5
110	1600	1601
115	1650	1651.5
120	1700	1702
125	1750	1752.5
130	1800	1805/5
135	1850	1858/5
140	1900	1911.5
145	1950	1964.5
150	2000	2017.5

7.1.2 Load Regulation

Load regulation is how the analog output voltage of the ISOTMP35-Q1 changes as the output load current changes, and is measured across temperature. Load regulation is important because when implementing the ISOTMP35-Q1 with an ADC, the user can use an RC filter on the analog output. Knowing how the output voltage changes based on the current pulled with different resistive and capacitive loads help the user make accurate temperature measurements with the ISOTMP35-Q1. See 图 5-5 for more details on Load Regulation and 节 7.1.6 for more details on how to use the ISOTMP35-Q1 with an ADC.

7.1.3 Start-Up Settling Time

The ISOTMP35-Q1 can support either a step input power supply or a ramp power supply. When powering the device, consider the analog output settling time upon start-up. For a step V_{DD} input, start-up time is approximately 1ms.

The ISOTMP35-Q1 can support either a step input power supply or a ramp power supply. When powering the ISOTMP35-Q1, the user must keep in mind that the ISOTMP35-Q1 requires time to settle the analog output upon start-up:

- For a step V_{DD} input, start-up time is approximately 1ms.
- For a ramp V_{DD} input with a ramp rate of 5V/ms, start-up time is approximately 1.25ms.

See 图 5-8 and 图 5-9 for more information.

7.1.4 Thermal Response

The 7-pin SOIC package is designed to maximize the heat flow, and minimize the thermal response time, from the TSENSE pins to the temperature sensor while also providing the 3 kV_{RMS} isolation rating (UL1577).

7.1.5 External Buffer

In case of higher capacitance on the output or a long trace between the sensor and the ADC, an external buffer can be added. This implementation is shown in 图 7-1 for the signal to be temperature voltage to be sent through a differential pair.




图 7-1. Buffering Prior to Sending Data Through a Differential Pair

7.1.6 ADC Selection and Impact on Accuracy

When connecting the ISOTMP35-Q1 analog output to an ADC, using an RC filter on the output is important. Most ADCs have a sampled comparator input structure. When the sampling is active, a switch internal to the ADC charges an internal capacitor (C_{SAMPLE}). The capacitor requires instantaneous charge from the analog output source (ISOTMP35-Q1), so this leads to voltage drops on the ISOTMP35-Q1 analog output, which appears as incorrect temperature reads. By placing a filter capacitor (C_{FILTER}) load on the ISOTMP35-Q1 analog output, the voltage drops are mitigated. This works because C_{FILTER} stores charge from the analog output that the ADC can

pull from when sampling, so there is no voltage drop on the ISOTMP35-Q1 output. Users can also add R_{FILTER} to filter out noise on the analog output.

Consider the maximum load capacitance. The ISOTMP35-Q1 has a maximum load capacitance of 1000pF, therefore the total capacitance on the analog output, including those in the ADC input, must not exceed 1000pF.

When choosing the R and C filter values, the RC time constant changes the settling time of the ISOTMP35-Q1. ADCs often have customizable sampling rates, so the settling time of the ISOTMP35-Q1 must be less than the selected sampling time of the ADC. For example, an ADC with a data rate (DR) of 1ksps has a conversion time of 1ms, therefore any selected R and C filter values must be completely settled within 1ms ($5 \times R \times C < 1/\text{DR}$).

ADCs often have customizable full scale ranges (FSR), either digitally or through reference voltages. The ISOTMP35-Q1 at 150°C outputs a maximum voltage of 2017.5mV. When choosing an ADC, there must be a full scale range option with at least that much range. TI recommends a FSR option of at least 3V to avoid headroom concerns in this example. To determine the desired ADC resolution, the ADC LSB size must be known. For the ISOTMP35-Q1, the device does not have an LSB but rather the LSB of the ADC determines the measurement resolution.

- For example, a 12bit ADC with an FSR of 3.3V, has an LSB size of 806μV. This translates to 80m°C of temperature resolution. A 16bit ADC with an FSR of 3.3V, has an LSB size of 50μV, which gives 5m°C of temperature resolution. A 12bit ADC is sufficient for most applications.
- The analog output voltage from the ISOTMP35-Q1 must not exceed the V_{DD} being supplied to the ADC. Selecting a V_{DD} for the ADC that exceeds the chosen FSR required to fully capture the ISOTMP35-Q1 analog output range is necessary.

表 7-3. ADC Settling Times and Cutoff Frequencies

SETTLING TIME (μs) & CUTOFF FREQUENCY (KHz)	SETTLING TIME (5×RC TIME CONSTANT)			CUTOFF FREQUENCY ($f_c = 1/(2 \pi RC)$)		
	100pF	680pF	1000pF	100pF	680pF	1000pF
1kΩ	0.5μs	3.4μs	5μs	1592kHz	234.2kHz	159.2kHz
4.7kΩ	2.35μs	15.98μs	23.5μs	338.8kHz	49.8kHz	33.88kHz
10kΩ	5μs	34μs	50μs	159.2kHz	23.42kHz	15.92kHz
100kΩ	50μs	340μs	500μs	15.92kHz	2.34kHz	1.592kHz

7.1.7 Implementation Guidelines

Voltage clearance on the line must be respected.

A minimum of two layers is required for the ISOTMP35-Q1. Standard layer stacking can be used for a 4-layer PCB where the signal traces can run either on the top or bottom layer. Solid ground and power plane must form the inner layer. See [PCB Cross-Section](#) for a depiction of plane and trace clearance under the device.




图 7-2. PCB Cross-Section

7.1.8 PSRR

Depending on the application, there can be a significant amount of high frequency noise on the power supply line. If high frequency noise (>100kHz) is present, the user can switch to a 1 μ F bypass capacitor to provide additional filtering on the power supply line. Increasing the bypass capacitance or choosing a capacitor with a lower ESR across frequency improves PSRR performance.

An additional power supply consideration is line regulation. For the ISOTMP35-Q1, line regulation refers to the change in output temperature with changing power supply. 图 5-6 shows that, across the entire environment temperature range, ISOTMP35-Q1 maintains a steady amount change in temperature across V_{DD} .

7.2 Typical Application




图 7-3. Typical ISOTMP35-Q1 Circuit

7.2.1 Design Requirements

To design with ISOTMP35-Q1, use the parameters listed in 表 7-4. Most CMOS-based ADCs have a sampled data comparator input structure. When the ADC charges the sampling capacitor, the capacitor requires instantaneous charge from the output of the analog temperature sensor, such as the ISOTMP35-Q1. Therefore, the output impedance of the temperature sensor can affect ADC performance. In most cases, adding an external capacitor mitigates design challenges. The ISOTMP35-Q1 is specified and characterized with a 1000pF maximum capacitive load (C_{LOAD}). The C_{LOAD} is a sum of the C_{FILTER} , C_{MUX} and C_{SAMPLE} . TI recommends maximizing the C_{FILTER} value while allowing for the maximum specified ADC input capacitance ($C_{MUX} + C_{SAMPLE}$) to limit the total C_{LOAD} at 1000pF. In most cases, a 680pF C_{FILTER} provides a reasonable allowance for ADC input capacitance to minimize ADC sampling error and reduce noise coupling. An optional series resistor (R_{FILTER}) and C_{FILTER} provides additional low-pass filtering to reject system level noise. TI recommends placing R_{FILTER} and C_{FILTER} as close to the ADC input as possible for optimal performance.

表 7-4. Design Parameters

PARAMETER	VALUE
Supply voltage, V_{DD}	2.3V to 5.5V
Decoupling capacitor between V_{DD} and GND	0.1 μ F

7.2.2 Detailed Design Procedure

Depending on the input characteristics of the ADC, an external C_{FILTER} can be required. The value of C_{FILTER} depends on the size of the sampling capacitor (C_{SAMPLE}) and the sampling frequency while observing a maximum C_{LOAD} of 1000pF. The capacitor requirements can vary because the input stages of all ADCs are not identical.

7.2.2.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See 图 7-4 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60Hz over temperature.




图 7-4. Test Setup for Insulation Lifetime Measurement

7.3 Power Supply Recommendations

To help provide reliable operation at supply voltages, a 0.1µF bypass capacitor is recommended at the V_{DD} supply pin. Place the capacitor as close to the supply pin as possible. Because there is only a single side power supply for the ISOTMP35-Q1, there is no need to generate isolated power.

7.4 Layout

7.4.1 Layout Guidelines

A minimum of two layers is required for the ISOTMP35-Q1. For a 4-layer PCB, TI recommends a standard layer stacking method where the signal traces run either on the top or bottom layer. Solid ground and power plane must form the inner layer.

7.4.2 Layout Example




图 7-5. Layout Example




图 7-6. Layout Example - PCB Cross-Section

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [ISOTMP35 Evaluation Module User's Guide](#)
- Texas Instruments, [Circuit for driving an ADC with an instrumentation amplifier in high gain](#), circuit design
- Texas Instruments, [Driving a SAR ADC directly without a front-end buffer circuit \(low-power, low-sampling-speed DAQ\)](#), circuit design

8.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (October 2023) to Revision A (June 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 将该数据表状态更改为“量产数据”.....	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISOTMP35BEDFQRQ1	ACTIVE	SOIC	DFQ	7	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T3Q	Samples
PISOTMP35BEDFQRQ1	ACTIVE	SOIC	DFQ	7	3000	TBD	Call TI	Call TI	-40 to 150		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISOTMP35-Q1 :

- Catalog : [ISOTMP35](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product




DFQ0007A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4229018/A 10/2022

NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. No JEDEC Registration as of September 2022

EXAMPLE BOARD LAYOUT


DFQ0007A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X



SOLDER MASK DETAILS

4229018/A 10/2022

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DFQ0007A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4229018/A 10/2022

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司