


TPS62843 1.8V 至 5.5V、600mA、275nA I_Q 小型降压转换器

1 特性

- 输入电压范围为 1.8V 至 5.5V
- 0.4V 至 3.6V 输出电压范围
- 275nA 静态电流 (典型值)
- 600mA 输出电流
- 1% 的输出电压精度
- 4nA 关断电流 (典型值)
- 输出放电
- 通过单个电阻器实现 VSET 引脚可选输出电压
 - TPS628436 : 0.4V 至 0.8V
 - TPS628437 : 0.8V 至 1.8V
 - TPS628438 : 1.8V 至 3.6V
- 专为小型无源器件而设计
 - 1 μ H 电感器
 - 低至 4 μ F C_{OUT} 的有效电容
- 高电源抑制比(PSRR) (高达 83dB)
- 在省电模式下具有低输出电压纹波
- 射频友好型快速瞬态 DCS-Control
- 自动转换至无纹波 100% 模式
- 支持 0603 电感器和 0402 电感器
- 0.84mm² 尺寸的微型 6 引脚 0.35mm 间距 WCSP 封装
- 采用 WCSP 封装, 与 TPS6280x 系列 (1A) 引脚对引脚兼容
- 采用 1.60mm × 1.60mm SOT563 封装

2 应用

- 可穿戴电子产品
- 耳麦、耳机和耳塞
- 手机
- 医疗传感器贴片
- 助听器



典型应用

3 说明

TPS62843 是一款高效降压转换器, 具有典型值为 275nA 的超低工作静态电流。该器件在禁用状态时具有 4nA (典型值) 关断电流。

此器件采用 DCS-Control 技术, 具有射频友好型低输出电压纹波, 可以为无线电提供电源。

此器件采用 1.5MHz 的典型开关频率, 可在低至 100 μ A 负载电流及以下的轻负载条件下提供高效率。

通过将一个电阻器连接到 VSET 引脚, 可选择 3 × 18 种预定义的输出电压, 因此只需很少的无源器件即可将该系列器件用于各种应用。

器件信息

器件型号 ⁽²⁾	V _{OUT} 范围	封装 ⁽¹⁾	本体尺寸 (标称值)
TPS628436	0.4V 至 0.8V	YKA (DSBGA, 6)	0.80mm × 1.05mm × 0.40mm
TPS628437	0.8V 至 1.8V		
TPS628438	1.8V 至 3.6V		
TPS628436	0.4V 至 0.8V	DRL (SOT563, 6)	1.6mm × 1.6mm × 0.6mm
TPS628437	0.8V 至 1.8V		
TPS628438	1.8V 至 3.6V		

(1) 有关更多信息, 请参阅节 11。

(2) 请参阅器件比较表。


效率与输出电流间的关系曲线 (电压为 3.6V_{IN} 时)

Table of Contents

1 特性	1	7.4 Device Functional Modes.....	12
2 应用	1	8 Application and Implementation	13
3 说明	1	8.1 Application Information.....	13
4 Device Comparison Table	3	8.2 Typical Application.....	13
5 Pin Configuration and Functions	4	8.3 Power Supply Recommendations.....	18
6 Specifications	5	8.4 Layout.....	18
6.1 Absolute Maximum Ratings.....	5	9 Device and Documentation Support	20
6.2 ESD Ratings.....	5	9.1 Device Support.....	20
6.3 Recommended Operating Conditions.....	5	9.2 接收文档更新通知.....	20
6.4 Thermal Information.....	6	9.3 支持资源.....	20
6.5 Electrical Characteristics.....	6	9.4 Trademarks.....	20
6.6 Typical Characteristics.....	8	9.5 静电放电警告.....	20
7 Detailed Description	9	9.6 术语表.....	20
7.1 Overview.....	9	10 Revision History	21
7.2 Functional Block Diagram.....	9	11 Mechanical, Packaging, and Orderable Information	22
7.3 Feature Description.....	10		

4 Device Comparison Table

Device	Fixed V_{OUT} $V_{SET} = GND$	Selectable Output Voltages	f_{sw} [MHz]	Soft Start t_{SS}	Inductor
TPS628436	1.0V	0.4V - 0.8V in 25mV steps	1.5	400 μ s	1 μ H
TPS628437	1.8V	0.8V - 1.6V in 50mV steps	1.5	800 μ s	1 μ H
TPS628438	3.6V	1.8V - 3.4V in 100mV steps	1.5	800 μ s	1 μ H

5 Pin Configuration and Functions




图 5-1. 6-Pin DSBGA YKA Package (Top View)




图 5-2. 6-Pin DRL SOT563 Package (Top View)

表 5-1. Pin Functions

PIN NUMBER			TYPE	DESCRIPTION
NAME	SOT563	DSBGA		
GND	1	A1	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
VIN	2	B1	PWR	V _{IN} power supply pin. Connect the input capacitor close to this pin for best noise and voltage spike suppression. A ceramic capacitor is required.
VSET	3	C1	I	Connecting a resistor to GND selects a pre-defined output voltage.
VOS	6	A2	I	Output voltage sense pin for the internal feedback divider network and regulation loop. This pin also discharges V _{OUT} by an internal MOSFET when the converter is disabled. Connect this pin directly to the output capacitor with a short trace.
SW	5	B2	O	The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.
EN	4	C2	I	A high level enables the devices and a low level turns the device off. The pin features an internal pulldown resistor, which is disabled once the device has started up.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Pin voltage	VIN	-0.3	6	V
Pin voltage	SW, DC	-0.3	VIN+0.3V	V
Pin voltage	SW, transient < 10 ns, while switching	-2.5	9	V
Pin voltage	VSET	-0.3	6	V
Pin voltage	EN	-0.3	6	V
Pin voltage	VOS	-0.3	5	V
TJ	Operating junction temperature	-40	150	°C
Tstg	Storage temperature	-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VIN	Supply voltage VIN	1.8		5.5	V
IOUT	Output current			0.6	A
L	Effective inductance	0.7	1.0	1.2	μH
COUT	Effective output capacitance	4		25	μF
CIN	Effective input capacitance	0.5	4.7		μF
CVSET	External parasitic capacitance at VSET pin			30	pF
RSET	Resistance range for external resistor at VSET pin (E96 1% resistor values)	10		249	kΩ
	External resistor tolerance E96 series at VSET pin			1%	
	E96 resistor series temperature coefficient (TCR)	-200		+200	ppm/°C
TJ	Operating junction temperature range	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		YKA (DSBGA) 6 PINS	DRL (SOT563) 6 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	147.7	138.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.7	57.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	47.5	24.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.5	1.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	47.6	24.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	–	–	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN} = 1.8\text{V}$ to 5.5V . Typical values are at $T_J = 25^{\circ}\text{C}$, $V_{IN} = 3.6\text{V}$ and $V_{OUT} = 0.7\text{V}$ (unless otherwise noted)






PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I_Q	Operating Quiescent Current (Power Save Mode)	Non-switching, $V_{EN} = V_{IN}$, $I_{OUT} = 0\mu\text{A}$, $T_J = -40^{\circ}\text{C}$ to 85°C		275	1500	nA
		Switching, $V_{EN} = V_{IN}$, $I_{OUT} = 0\mu\text{A}$, $V_{OUT} = 0.7\text{V}$		350		nA
I_{SD}	Shutdown Current	$V_{EN} = 0\text{V}$, $V_{SET} = \text{GND}$, $T_J = -40^{\circ}\text{C}$ to 85°C		4	850	nA
UVLO						
$V_{UVLO(R)}$	Undervoltage Lockout Rising Threshold	V_{IN} rising, $I_{OUT} = 0\mu\text{A}$		1.75	1.8	V
$V_{UVLO(F)}$	Undervoltage Lockout Falling Threshold	V_{IN} falling, $I_{OUT} = 0\mu\text{A}$		1.65	1.7	V
$V_{UVLO(H)}$	Undervoltage Lockout Hysteresis			100		mV
VSET PIN						
$V_{SET(LKG)}$	VSET Input leakage current	$T_J = -40^{\circ}\text{C}$ to 85°C		10	800	nA
$V_{SET(H)}$	VSET High-level detection	Voltage at VSET during startup	1.0			V
R_{SET}	RSET accuracy	$T_J = -20^{\circ}\text{C}$ to 125°C	-4		4	%
R_{SET}	RSET accuracy	$T_J = -40^{\circ}\text{C}$ to 125°C	-3.5		3.5	%
ENABLE						
$V_{EN(R)}$	EN voltage rising threshold	EN rising, enable switching	0.8			V
$V_{EN(F)}$	EN voltage falling threshold	EN falling, disable switching			0.4	V
$V_{EN(LKG)}$	EN Input leakage current	$V_{EN} > 0.8\text{V}$, $T_J = -40^{\circ}\text{C}$ to 85°C		1	25	nA
$R_{EN,PD}$	EN internal pull-down resistance	EN pin to GND	425	500		k Ω
VOUT VOLTAGE						
V_{OUT}	DC Output voltage accuracy	PWM operation, $T_J = -20^{\circ}\text{C}$ to 125°C	-1		+1	%
V_{OUT}	DC Output voltage accuracy	PWM operation, $T_J = -40^{\circ}\text{C}$ to 125°C	-1.5		+1.5	%
V_{OUT}	TPS628436		0.4		0.8	V
	TPS628437		0.8		1.8	V
	TPS628438		1.8		3.6	V
$I_{VOS(LKG)}$	VOS input leakage current	TPS628436, $V_{EN} = V_{IN}$, $V_{VOS} = 0.7\text{V}$, $T_J = -40^{\circ}\text{C}$ to 85°C			100	nA
		TPS628437, $V_{EN} = V_{IN}$, $V_{VOS} = 1.2\text{V}$, $T_J = -40^{\circ}\text{C}$ to 85°C		100	250	nA
		TPS628438, $V_{EN} = V_{IN}$, $V_{VOS} = 3.3\text{V}$, $T_J = -40^{\circ}\text{C}$ to 85°C		275	450	nA
f_{SW}		$I_{OUT} = 400\text{mA}$		1.5		MHz
STARTUP						

6.5 Electrical Characteristics (续)

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN} = 1.8\text{V}$ to 5.5V . Typical values are at $T_J = 25^{\circ}\text{C}$, $V_{IN} = 3.6\text{V}$ and $V_{OUT} = 0.7\text{V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{SS}	TPS628436 soft-start time	From $V_{OUT} = 0\%$ to $V_{OUT} = 95\%$ of V_{OUT} nominal		0.45	0.6	ms
	TPS628438 soft-start time			1.0	1.4	
	TPS628437 soft-start time			0.7	1.0	
$t_{Startup_delay}$	EN HIGH to start of switching delay	R2D = GND		330	560	μs
POWER STAGE						
$R_{DS(on)(HS)}$	High-side MOSFET on-resistance	$V_{IN} = 3.6\text{V}$, $I_{OUT} = 300\text{mA}$		170	260	$\text{m}\Omega$
$R_{DS(on)(LS)}$	Low-side MOSFET on-resistance	$V_{IN} = 3.6\text{V}$, $I_{OUT} = 300\text{mA}$		70	115	$\text{m}\Omega$
I_{LKG_SW}	Leakage Current into SW-Pin	$V_{SW} = 0.7\text{V}$, $T_J = -40^{\circ}\text{C}$ to 85°C		0	35	nA
I_{LKG_SW}	Leakage Current into SW-Pin	$V_{SW} = 1.2\text{V}$, $T_J = -40^{\circ}\text{C}$ to 85°C		0	45	nA
I_{LKG_SW}	Leakage Current into SW-Pin	$V_{VIN} > V_{SW}$, $V_{SW} = 3.3\text{V}$, $T_J = -40^{\circ}\text{C}$ to 85°C		0	45	nA
OVERCURRENT PROTECTION						
$I_{HS(OC)}$	High-side peak current limit	$V_{IN} \geq 2.2\text{V}$	0.9	1.1	1.3	A
$I_{LS(OC)}$	Low-side valley current limit	$V_{IN} \geq 2.2\text{V}$	0.79	1.0	1.11	A
OUTPUT DISCHARGE						
R_{DSCH_VOS}	Output discharge resistor on VOS pin	$V_{EN} = \text{GND}$, $I(\text{VOS}) = -10\text{mA}$		7	22	Ω
THERMAL SHUTDOWN						
$T_{J(SD)}$	Thermal shutdown threshold	Temperature rising		160		$^{\circ}\text{C}$
$T_{J(HYS)}$	Thermal shutdown hysteresis			20		$^{\circ}\text{C}$

6.6 Typical Characteristics

图 6-1. Shutdown Current I_{SD} 图 6-2. Quiescent Current I_Q 图 6-3. High Side Switch Drain Source Resistance $R_{DS(ON)}$ 图 6-4. Low Side Switch Drain Source Resistance $R_{DS(ON)}$ 图 6-5. VOS Discharge Switch Drain Source Resistance R_{DIS}


7 Detailed Description

7.1 Overview

The TPS62843 is a high-frequency, synchronous step-down converter with ultra-low quiescent current of typically 275nA in a 0.84-mm² chip size. The device operates with a tiny 1- μ H inductor and 10- μ F output capacitor over the entire recommended operation range to provide one of the industry's smallest chip and solution size.

Using TI's DCS-Control topology, the device extends the high efficiency operation area down to microamperes of load current during power save mode operation. TI's DCS-Control (Direct Control with Seamless Transition into power save mode) is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control are excellent AC load regulation and transient response, low output ripple voltage, and a seamless transition between PFM and PWM mode operation. DCS-Control includes an AC loop that senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low-ESR capacitors.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Smart Enable and Shutdown (EN)

An internal $500\text{k}\Omega$ resistor pulls the EN pin to GND and avoids floating the pin. This action prevents an uncontrolled start-up of the device in case the EN pin cannot be driven to low level safely. With EN low, the device is in shutdown mode. The device is turned on with EN set to a high level. The pulldown control circuit disconnects the pulldown resistor on the EN pin after the internal control logic and the reference have been powered up. With EN set to a low level, the device enters shutdown mode and the pulldown resistor is activated again. The high level of the EN pin must not exceed VIN voltage level.

7.3.2 Soft Start

After the device has been enabled with EN high, the device initializes and powers up the internal circuits. This action occurs during the regulator start-up delay time, $t_{\text{Startup_delay}}$. After $t_{\text{Startup_delay}}$ expires, the internal soft-start circuitry ramps up the output voltage within the soft-start time, t_{ss} . See 图 7-1.

The start-up delay time, $t_{\text{Startup_delay}}$, varies depending on the selected VSET value. The start-up delay is shortest with VSET = 0 and longest with VSET = 16.




图 7-1. Device Start-Up

7.3.3 VSET Pin: Output Voltage Selection

The output voltage is set with a single external resistor connected between the VSET pin and GND. After the device has been enabled and the control logic as well as the internal reference have been powered up, a R2D (resistor-to-digital) conversion is started to detect the external resistor, R_{SET} , within the regulator start-up delay time, $t_{\text{Startup_delay}}$. An internal current source applies current through the external resistor and an internal ADC reads back the resulting voltage level. Depending on the level, an internal feedback divider network is selected to set the correct output voltage. After this R2D conversion is finished, the current source is turned off to avoid current flow through the external resistor. The circuit can detect resistive values, high-level, low-level, and a pin-open.

For a proper reading, ensure that there is no additional current path or capacitance greater than 30pF total to GND during R2D conversion. Otherwise, the additional current to GND is interpreted as a lower resistor value and a false output voltage is set. 表 7-1 lists the correct resistor values for R_{SET} to set the appropriate output voltages. The R2D converter is designed to operate with resistor values out of the E96 table and requires 1% resistor value accuracy. The external resistor R_{SET} is not a part of the regulator feedback loop and has therefore no impact on the output voltage accuracy. Ensure that there is no other leakage path than the R_{SET} resistor at the VSET pin during an undervoltage lockout event. Otherwise, a false output voltage is set.

表 7-1. Output Voltage Setting

VSET	Output Voltage Setting [V]			R _{SET} [Ω]
	TPS628436	TPS628437	TPS628438	
1	0.400	0.80	1.8	10.0k
2	0.425	0.85	1.9	12.1k
3	0.450	0.90	2.0	15.4k
4	0.475	0.95	2.1	18.7k
5	0.500	1.00	2.2	23.7k
6	0.525	1.05	2.3	28.7k
7	0.550	1.10	2.4	36.5k
8	0.575	1.15	2.5	44.2k
9	0.600	1.20	2.6	56.2k
10	0.625	1.25	2.7	68.1k
11	0.650	1.30	2.8	86.6k
12	0.675	1.35	2.9	105.0k
13	0.700	1.40	3.0	133.0k
14	0.725	1.45	3.1	162.0k
15	0.750	1.50	3.2	205.0k
16	0.775	1.55	3.3	249.0k or larger
17	0.8	1.6	3.4	V _{IN}
0	1.0	1.8	3.6	GND

7.3.4 Undervoltage Lockout (UVLO)

To avoid misoperation of the device at low input voltages, an undervoltage lockout (UVLO) comparator monitors the supply voltage. The UVLO comparator shuts down the device at an input voltage of 1.7V (maximum) with falling V_{IN}. The device starts at an input voltage of 1.8V (maximum) rising V_{IN}. After the device re-enters operation out of an undervoltage lockout condition, the device behaves like it does being enabled. The internal control logic is powered up and the external resistor at the VSET pin is read out.

7.3.5 Switch Current Limit, Short-Circuit Protection

The TPS62843 integrates a current limit on the high-side and low-side MOSFETs to protect the device against overload or short circuit conditions. The current in the switches is monitored cycle by cycle. If the high-side MOSFET current limit, I_{HS(OC)} trips, the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. After the inductor current through the low-side switch decreases beneath the low-side MOSFET current limit, I_{LS(OC)}, the low-side MOSFET is turned off and the high-side MOSFET turns on again.

7.3.6 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds the thermal shutdown temperature, T_{J(SD)}, of 160°C (typical), the device enters thermal shutdown. Both the high-side and low-side power FETs are turned off. When T_J decreases below the hysteresis amount of typically 20°C, the converter resumes operation, beginning with a soft start to the originally set V_{OUT} (there is no R2D conversion of R_{SET}). The thermal shutdown is not active in power save mode.

7.3.7 Output Voltage Discharge

The purpose of the output discharge function is to ensure a defined down-ramp of the output voltage when the device is disabled and to keep the output voltage close to 0V.

The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled. The minimum supply voltage required to keep the discharge function active is V_{IN} > V_{TH_UVLO(R)}.

7.4 Device Functional Modes

7.4.1 Power Save Mode Operation

The DCS-Control topology supports power save mode operation. At light loads, the device operates in PFM (pulse frequency modulation) mode that generates a single switching pulse to ramp up the inductor current and recharge the output capacitor, followed by a sleep period where most of the internal circuits are shut down to achieve the lowest operating quiescent current. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current. During the sleep periods, the current consumption is reduced to typically 275nA. This low quiescent current consumption is achieved by an ultra-low power voltage reference, an integrated high impedance feedback divider network, and an optimized power save mode operation.

In PFM mode, the switching frequency varies linearly with the load current. At medium and high load conditions, the device enters automatically PWM (pulse width modulation) mode and operates in continuous conduction mode with a nominal switch frequency f_{sw} of typically 1.5MHz. The switching frequency in PWM mode is controlled and depends on V_{IN} and V_{OUT} . The boundary between PWM and PFM mode is when the inductor current becomes discontinuous.

If the load current decreases, the converter seamlessly enters PFM mode to maintain high efficiency down to very light loads. Because DCS-Control supports both operation modes within one single building block, the transition from PWM to PFM mode is seamless with minimum output voltage ripple.

7.4.2 100% Mode Operation

The duty cycle of the buck converter operating in PWM mode is given as $D = V_{OUT}/V_{IN}$. The duty cycle increases as the input voltage comes close to the output voltage. In 100% duty cycle mode, the device keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small input to output voltage differences.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The following sections discuss the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

8.2 Typical Application




图 8-1. TPS62843 Typical Application Circuit

8.2.1 Design Requirements

表 8-1 shows the list of components for the application circuit and the characteristic application curves.







表 8-1. Components for Application Characteristic Curves

Reference	Description	Value	Size Code Inch [metric L × W × T]	Manufacturer
TPS628436, TPS628437, TPS628438	275nA-I _Q buck converter		[1.05mm × 0.8mm × 0.4mm]	TI
C _{IN}	Ceramic capacitor GRM155R60J475ME47D	4.7 µ F	0402 [1.0mm × 0.5mm × 0.5mm]	Murata
L	Inductor DFE201610-1R0M	1 µ H	0806 [2.0mm × 1.6mm × 1.0mm]	Murata
C _{OUT}	Ceramic capacitor GRM155R60J106ME15D	10 µ F	0402 [1.0mm × 0.5mm × 0.5mm]	Murata
R _{SET}	See voltage setting table		0402 [1.0mm × 0.5mm × 0.5mm]	

8.2.2 Detailed Design Procedure

Follow the passive component selection per the typical application circuit.

8.2.3 Application Curves

图 8-2. Efficiency at $V_{OUT} = 0.4V$ 图 8-3. Efficiency at $V_{OUT} = 0.7V$ 图 8-4. Efficiency at $V_{OUT} = 1.2V$ 图 8-5. Efficiency at $V_{OUT} = 1.8V$ 图 8-6. Efficiency at $V_{OUT} = 3.3V$ 图 8-7. Output Voltage vs Output Current at $V_{OUT} = 1.2V$




图 8-8. Output Voltage vs Output Current at $V_{OUT} = 0.7V$




图 8-9. Switching Frequency vs Output Current at $V_{OUT} = 0.4V$




图 8-10. Switching Frequency vs Output Current at $V_{OUT} = 0.7V$




图 8-11. Switching Frequency vs Output Current at $V_{OUT} = 1.2V$




图 8-12. Switching Frequency vs Output Current at $V_{OUT} = 1.8V$




图 8-13. Power Supply Rejection Ratio (PSRR) at $V_{OUT} = 1.8V$




图 8-14. Typical Operation at $V_{OUT} = 0.7V$, $I_{OUT} = 100 \mu A$




图 8-15. Typical Operation at $V_{OUT} = 0.7V$, $I_{OUT} = 20mA$




图 8-16. Typical Operation at $V_{OUT} = 0.7V$, $I_{OUT} = 400mA$




图 8-17. Load Transient at $V_{OUT} = 0.7V$, $I_{OUT} = 100 \mu A$ to 20 mA




图 8-18. Load Transient at $V_{OUT} = 0.7V$, $I_{OUT} = 100 \mu A$ to 400mA




图 8-19. Load Transient at $V_{OUT} = 0.7V$, $I_{OUT} = 5mA$ to 400mA




图 8-20. Load Transient at $V_{OUT} = 1.2V$, $I_{OUT} = 100 \mu A$ to 20mA




图 8-21. Load Transient at $V_{OUT} = 1.2V$, $I_{OUT} = 100 \mu A$ to 400mA




图 8-22. Load Transient at $V_{OUT} = 1.2V$, $I_{OUT} = 5mA$ to 400mA




图 8-23. AC Load Sweep at $V_{OUT} = 0.7V$, $I_{OUT} = 1mA$ to 600mA




图 8-24. AC Load Sweep at $V_{OUT} = 1.2V$, $I_{OUT} = 1mA$ to 600mA




图 8-25. Line Transient at $V_{OUT} = 0.7V$, $I_{OUT} = 400mA$, $V_{IN} = 3.6V$ to 4.2V




图 8-26. Line Transient at $V_{OUT} = 1.2V$, $I_{OUT} = 400mA$, $V_{IN} = 3.6V$ to $4.2V$




图 8-27. Shutdown, Output Discharge at $V_{OUT} = 0.7V$




图 8-28. Start-Up Delay Time, $V_{SET} = GND$




图 8-29. Start-Up Delay Time, $V_{SET} = 10kohms$

8.3 Power Supply Recommendations

The power supply must provide a current rating according to the supply voltage, output voltage, and output current of the TPS62843.

8.4 Layout

8.4.1 Layout Guidelines

The pinout of the TPS62843 has been optimized to enable a single top layer PCB routing of the IC and its critical passive components such as CIN, COUT, and L. Furthermore, this pinout allows the user to connect tiny components such as 0201 (0603 Metric) size capacitors and 0402 (1005 Metric) size inductors. A solution size smaller than $5mm^2$ can be achieved with a fixed output voltage. As for all switching power supplies, the layout is an important step in the design. Care must be taken in board layout to get the specified performance. Providing a low inductance, low impedance ground path is critical. Therefore, use wide and short traces for the main current paths. Place the input capacitor as close as possible to the VIN of the IC and GND pins. This placement is the most critical component placement. The VOS line is a sensitive, high impedance line and must be connected to the output capacitor and routed away from noisy components and traces (for example, the SW line) or other noise sources.

8.4.2 Layout Example




图 8-30. Layout Example (YKA Package)




图 8-31. Layout Example (DRL Package)

9 Device and Documentation Support

9.1 Device Support

9.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

9.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision B (September 2023) to Revision C (June 2024)	Page
• 添加了一个阐述性内容，说明最小有效输出电容为 $4\ \mu\text{F}$	1
• 删除了 SOT563 封装的预发布说明.....	1
• Added a column for the SOT563 package to add the pin numbers for the SOT563 package.....	4
• Added an Input Buffer block to the EN pin in the functional block diagram.....	9
• Added a statement in the description saying " The high level of the EN pin must not exceed VIN voltage level" to clarify correct pin usage.....	10
• Deleted the term I_{LIMF} and replaced with $I_{\text{HS(OC)}}$ for the high side FET and replaced with $I_{\text{LS(OC)}}$ for the low side FET.....	11
• Deleted the erroneous load transient plot (Output Voltage vs Output Current for $V_{\text{OUT}} 1.2\text{V}$, and I_{OUT} step = $100\mu\text{A}$ to 400mA) and replaced with the correct plot.....	14
Changes from Revision A (May 2023) to Revision B (September 2023)	Page
• 向文档中添加了 SOT563 封装.....	1
Changes from Revision * (January 2022) to Revision A (May 2023)	Page
• 将文档状态从“预告信息”更改为“量产数据”	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS628436DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	436	Samples
TPS628436YKAR	ACTIVE	DSBGA	YKA	6	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	J	Samples
TPS628437DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	437	Samples
TPS628437YKAR	ACTIVE	DSBGA	YKA	6	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	K	Samples
TPS628438DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	438	Samples
TPS628438YKAR	ACTIVE	DSBGA	YKA	6	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	L	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS628436YKAR	DSBGA	YKA	6	12000	180.0	8.4	0.9	1.16	0.47	2.0	8.0	Q1
TPS628437YKAR	DSBGA	YKA	6	12000	180.0	8.4	0.9	1.16	0.47	2.0	8.0	Q1
TPS628438YKAR	DSBGA	YKA	6	12000	180.0	8.4	0.9	1.16	0.47	2.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS628436YKAR	DSBGA	YKA	6	12000	182.0	182.0	20.0
TPS628437YKAR	DSBGA	YKA	6	12000	182.0	182.0	20.0
TPS628438YKAR	DSBGA	YKA	6	12000	182.0	182.0	20.0

EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:30X



SOLDERMASK DETAILS

4223266/D 06/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.

EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE




SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4223266/D 06/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


YKA0006



PACKAGE OUTLINE

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



4223607/B 06/2023

NOTES:

NanoFree Is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. NanoFree™ package configuration.

EXAMPLE BOARD LAYOUT


YKA0006

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:50X




SOLDER MASK DETAILS
NOT TO SCALE

4223607/B 06/2023

NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
 BASED ON 0.075 mm - 0.1 mm THICK STENCIL
 SCALE:50X

4223607/B 06/2023

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

EXAMPLE BOARD LAYOUT


YCH0008

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 50X



SOLDER MASK DETAILS
NOT TO SCALE

4225328/B 06/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YCH0008

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.075 mm THICK STENCIL
SCALE: 50X

4225328/B 06/2023

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司