

TPS25961 具有可调节电流限值和短路保护功能的 2.7V 至 19V、106mΩ 电子保险丝

1 特性

- 宽输入电压范围：2.7V 至 19V
 - 绝对最大值为 21V
- 低导通电阻： $R_{on} = 106\text{m}\Omega$ (典型值)
- 具有可调节欠压锁定 (UVLO) 功能的高电平有效使能输入
- 快速过压保护钳位，响应时间为 $1.3\mu\text{s}$ (典型值)
 - 固定内部阈值： 5.98V (典型值)
 - 可使用外部电阻分压器调节阈值
- 过流保护：
 - 可调节电流限制阈值： 0.1A 至 2A
 - 电流限制准确度：
 - 整个电流范围内为 $\pm 20\%$ (典型值)
 - 1.45A 电流限值下为 $\pm 18\%$ (最大值)， $T_A = 25^\circ\text{C}$
- 短路保护，响应时间为 $5\mu\text{s}$ (典型值)
- 输出压摆率控制 (dVdt)： 5.17V/ms (典型值)
- 提供过热保护 (OTP)
- 故障后自动重试
- 低静态电流： $130\mu\text{A}$ (典型值)
- UL2367 认证 (正在申请中)
- IEC 62368 CB 认证 (正在申请中)
- 小尺寸： $2\text{mm} \times 2\text{mm}$ SON 封装

2 应用

- 适配器输入保护
- 能量计
- 智能扬声器
- 无线耳塞充电器
- 机顶盒
- IP 网络摄像头

3 说明


TPS25961 **电子保险丝** (集成式 FET 热插拔器件) 是采用小型封装且高度集成的电路保护和电源管理解决方案。此类器件只需很少的外部元件即可提供多种保护模式，能够非常有效地抵御过载、短路、电压浪涌和过多浪涌电流。输出电流限制级别可通过单个外部电阻设定。浪涌电流在内部使用输出转换率控制进行管理。为了保护输入过压情况，该器件提供了一个选项，可以在外部设置用户定义的过压截止阈值或使用固定内部阈值。

这些器件的额定工作结温范围为 -40°C 至 $+125^\circ\text{C}$ 。

器件信息

器件型号 ⁽¹⁾	封装	封装尺寸 (标称值)
TPS25961DRV	SON (6)	$2.00\text{mm} \times 2.00\text{mm}$

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



简化原理图



Table of Contents

1 特性	1	7.3 Feature Description.....	14
2 应用	1	7.4 Device Functional Modes.....	19
3 说明	1	8 Application and Implementation	20
4 Revision History	2	8.1 Application Information.....	20
5 Pin Configuration and Functions	3	8.2 典型应用.....	20
6 Specifications	4	8.3 Application Example.....	23
6.1 Absolute Maximum Ratings.....	4	8.4 Power Supply Recommendations.....	25
6.2 ESD Ratings.....	4	8.5 Layout.....	27
6.3 Recommended Operating Conditions.....	4	9 Device and Documentation Support	29
6.4 Thermal Information.....	5	9.1 Documentation Support.....	29
6.5 Electrical Characteristics.....	6	9.2 接收文档更新通知.....	29
6.6 Timing Requirements.....	7	9.3 支持资源.....	29
6.7 Switching Characteristics.....	7	9.4 商标.....	29
6.8 典型特性.....	8	9.5 Electrostatic Discharge Caution.....	29
7 Detailed Description	14	9.6 术语表.....	29
7.1 Overview.....	14	10 Mechanical, Packaging, and Orderable Information	29
7.2 Functional Block Diagram.....	14		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
December 2022	*	Initial Release

5 Pin Configuration and Functions




图 5-1. DRV Package, 6-Pin SON (Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
OUT	1	Power	Power output.
OVLO	2	Analog Input	An external resistor divider from supply rail can be used to adjust the overvoltage lockout threshold. Connect to GND directly to use internal fixed overvoltage lockout threshold. Do not leave floating.
ILIM	3	Analog Output	An external resistor from this pin to GND sets the output current limit threshold. Leave it open to set the current limit threshold to minimum value.
GND	4	Ground	Connect to system electrical ground.
EN/UVLO	5	Analog Input	Active High Enable for the device. A resistor divider from supply rail can be used to adjust the undervoltage lockout threshold. Do not leave floating.
IN	6	Power	Power input.
GND	PAD	Thermal/ Ground	The exposed pad is used primarily for heat dissipation and must be connected to GND plane on the PCB.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

Parameter		Pin	MIN	MAX	UNIT
V _{IN}	Maximum input voltage range, $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$	IN	-0.3	21	V
V _{OUT}	Maximum output voltage range, $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$	OUT	-0.3	V _{IN} + 0.3	
V _{EN/UVLO}	Maximum EN/UVLO pin voltage range	EN/UVLO	-0.3	20	V
V _{OV}	Maximum OVLO pin voltage range	OVLO	-0.3	6.5	V
V _{ILIM}	Maximum ILIM pin voltage range	ILIM	Internally limited		V
I _{MAX}	Maximum continuous switch current	IN to OUT	Internally limited		A
T _J	Junction temperature		Internally limited		°C
T _{LEAD}	Maximum lead temperature			300	°C
T _{stg}	Storage temperature		-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Parameter		Pin	MIN	MAX	UNIT
V _{IN}	Input voltage range	IN	2.7	19	V
V _{OUT}	Output voltage range	OUT		V _{IN}	V
V _{EN/UVLO}	EN/UVLO pin voltage range	EN/UVLO		5 ⁽¹⁾	V
V _{OV}	OVLO pin voltage range	OVLO	0.5	1.5	V
R _{ILIM}	ILIM pin resistance to GND	ILIM	25		kΩ
I _{MAX}	Continuous switch current, $T_J \leq 125^{\circ}\text{C}$	IN to OUT		2	A
T _J	Junction temperature		-40	125	°C

- (1) For supply voltages below 5V, it is okay to pull up the EN pin to IN directly. For supply voltages greater than 5V, it is recommended to use a resistor divider with minimum pull-up resistor value of 350 kΩ.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾ ⁽²⁾		TPS25961	UNIT
		DRV (SON)	
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.1	°C/W
$R_{\theta JCTop}$	Junction-to-case (top) thermal resistance	80.4	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	16.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	38.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Based on simulations conducted with the device mounted on a custom 4-layer PCB (2s2p)

6.5 Electrical Characteristics

(Test conditions unless otherwise noted) - $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$, $V_{\text{IN}} = 12\text{ V}$, $\text{OUT} = \text{Open}$, $V_{\text{EN/UVLO}} = 2\text{ V}$, $V_{\text{OVLO}} = 1\text{ V}$, $I_{\text{LIM}} = \text{Open}$. All voltages referenced to GND.

Test Parameter	Description	MIN	TYP	MAX	UNITS
INPUT SUPPLY (IN)					
$I_{\text{Q(ON)}}$	IN supply quiescent current		130	165	μA
$I_{\text{Q(OFF)}}$	IN supply OFF state current ($V_{\text{SD(F)}} < V_{\text{EN}} < V_{\text{UVLO(F)}}$)		144	230	μA
I_{SD}	IN supply shutdown current ($V_{\text{EN}} < V_{\text{SD(F)}}$)		0.6	1.5	μA
$V_{\text{UVP(R)}}$	IN supply UVP rising threshold	2.46	2.54	2.61	V
$V_{\text{UVP(F)}}$	IN supply UVP falling threshold	2.31	2.42	2.54	V
$V_{\text{OVP(R)}}$	VIN fixed overvoltage rising threshold, $\text{OVLO} = \text{GND}$, $T_J = 25^{\circ}\text{C}$	5.55	5.98	6.5	V
V_{OVPhys}	VIN fixed overvoltage hysteresis, $\text{OVLO} = \text{GND}$	85	111	135	mV
OVERCURRENT PROTECTION (OUT)					
I_{LIM}	Overcurrent threshold, $I_{\text{LIM}} = \text{Open}$, $T_J = 25^{\circ}\text{C}$		0.116		A
	Overcurrent threshold, $R_{\text{ILIM}} = 250\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$		0.212		A
	Overcurrent threshold, $R_{\text{ILIM}} = 100\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$		0.516		A
	Overcurrent threshold, $R_{\text{ILIM}} = 62.5\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$		0.856		A
	Overcurrent threshold, $R_{\text{ILIM}} = 34.48\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$	1.189	1.45	1.711	A
	Overcurrent threshold, $R_{\text{ILIM}} = 25\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$		2.36		A
I_{SC}	Fast-trip threshold		8.25		A
ON RESISTANCE (IN - OUT)					
R_{ON}	$2.7 \leq V_{\text{IN}} < 4.5\text{ V}$, $I_{\text{OUT}} = 1\text{ A}$, $R_{\text{ILIM}} = 34.48\text{ k}\Omega$		132	240	$\text{m}\Omega$
	$4.5 \leq V_{\text{IN}} \leq 19\text{ V}$, $I_{\text{OUT}} = 1\text{ A}$, $R_{\text{ILIM}} = 34.48\text{ k}\Omega$		106	177	$\text{m}\Omega$
	$2.7 \leq V_{\text{IN}} < 4.5\text{ V}$, $I_{\text{OUT}} = 0.1\text{ A}$, $R_{\text{ILIM}} = 100\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$		243		$\text{m}\Omega$
	$4.5 \leq V_{\text{IN}} \leq 19\text{ V}$, $I_{\text{OUT}} = 0.1\text{ A}$, $R_{\text{ILIM}} = 100\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$		195		$\text{m}\Omega$
	$2.7 \leq V_{\text{IN}} < 4.5\text{ V}$, $I_{\text{OUT}} = 0.1\text{ A}$, $R_{\text{ILIM}} = 250\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$		455		$\text{m}\Omega$
	$4.5 \leq V_{\text{IN}} \leq 19\text{ V}$, $I_{\text{OUT}} = 0.1\text{ A}$, $R_{\text{ILIM}} = 250\text{ k}\Omega$, $T_J = 25^{\circ}\text{C}$		367		$\text{m}\Omega$
	$2.7 \leq V_{\text{IN}} < 4.5\text{ V}$, $I_{\text{OUT}} = 0.05\text{ A}$, $I_{\text{LIM}} = \text{Open}$, $T_J = 25^{\circ}\text{C}$		833		$\text{m}\Omega$
	$4.5 \leq V_{\text{IN}} \leq 19\text{ V}$, $I_{\text{OUT}} = 0.05\text{ A}$, $I_{\text{LIM}} = \text{Open}$, $T_J = 25^{\circ}\text{C}$		702		$\text{m}\Omega$
ENABLE/UNDERVOLTAGE LOCKOUT (EN/UVLO)					
$V_{\text{UVLO(R)}}$	EN/UVLO rising threshold	1.2	1.24	1.27	V
$V_{\text{UVLO(F)}}$	EN/UVLO falling threshold	1.1	1.132	1.16	V
$V_{\text{SD(F)}}$	EN/UVLO falling threshold for lowest shutdown current	0.6			V
I_{ENLKG}	EN/UVLO pin leakage current	-0.1		0.1	μA
OVERVOLTAGE LOCKOUT (OVLO)					
$V_{\text{OVLO(R)}}$	OVLO rising threshold	1.2	1.24	1.27	V
$V_{\text{OVLO(F)}}$	OVLO falling threshold	1.1	1.13	1.161	V
I_{OVLKG}	OVLO pin leakage current	-0.1		0.1	μA
OVERTEMPERATURE PROTECTION (OTP)					
TSD	Thermal Shutdown rising threshold, $T_J \uparrow$		170		$^{\circ}\text{C}$
TSD _{HYS}	Thermal Shutdown hysteresis, $T_J \downarrow$		30		$^{\circ}\text{C}$

6.6 Timing Requirements


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{OVLO}	Overvoltage lock-out response time	$V_{OVLO} > V_{OV(R)}$ to $V_{OUT} \downarrow$		1.3		μs
t_{LIM}	Current limit response time	$I_{OUT} > 1.5 \times I_{LIM}$ to I_{OUT} within 5% of I_{LIM}		30		μs
t_{SC}	Short-circuit response time	$I_{OUT} > I_{SC}$ to output current cut off		5		μs
$t_{TSD,RST}$	Thermal Shutdown auto-retry Interval	Device enabled and $T_J < TSD - TSD_{HYS}$		110		ms

6.7 Switching Characteristics

The output rising slew rate is internally controlled and constant across the entire operating voltage range to ensure the turn on timing is not affected by the load conditions. The rising slew rate can be adjusted by adding capacitance from the dVdt pin to ground. As C_{dVdt} is increased it will slow the rising slew rate (SR). See Slew Rate and Inrush Current Control (dVdt) section for more details. The Turn-Off Delay and Fall Time, however, are dependent on the RC time constant of the load capacitance (C_{OUT}) and Load Resistance (R_L). The Switching Characteristics are only valid for the power-up sequence where the supply is available in steady state condition and the load voltage is completely discharged before the device is enabled. Typical values are taken at $T_J = 25^\circ C$ unless specifically noted otherwise. $R_L = 100 \Omega$, $C_{OUT} = 1 \mu F$.


PARAMETER		V_{IN}	Typ	UNITS
SR_{ON}	Output rising slew rate	3.3 V	4.43	V/ms
		12 V	5.17	
		18 V	5.19	
$t_{D,ON}$	Turn on delay	3.3 V	2.14	ms
		12 V	2.37	
		18 V	2.50	
t_R	Rise time	3.3 V	0.58	ms
		12 V	1.83	
		18 V	2.67	
t_{ON}	Turn on time	3.3 V	2.71	ms
		12 V	4.2	
		18 V	5.17	
$t_{D,OFF}$	Turn off delay	3.3 V	15.00	μs
		12 V	14.22	
		18 V	12.44	

6.8 典型特性




$C_{OUT} = 22 \mu F$, $R_{OUT} = 6 \Omega$, IN 热插拔至 12V

图 6-1. 输入热插拔响应




$V_{IN} = 12V$, $C_{OUT} = 22 \mu F$, EN 引脚从 0V 升压至 1.5V

图 6-2. 通过使能引脚上电




$C_{OUT} = 22 \mu F$, EN 引脚保持高电平, V_{IN} 上升至 12V

图 6-3. 通过输入电源上电




OVLO 阈值使用从 VIN 到 GND 的电阻梯设置为 16V, $C_{OUT} = 470 \mu F$, $R_{OUT} = 12 \Omega$, V_{IN} 从 10V 增加到 17V

图 6-4. 过压锁定响应 - 可调节阈值



OVLO 引脚短接到 GND, $C_{OUT} = 470 \mu F$, $R_{OUT} = 3.3 \Omega$, V_{IN} 从 2.7V 增加到 7.5V


图 6-5. 过压锁定响应 - 内部固定阈值



$V_{IN} = 12V$, $R_{LIM} = 25k \Omega$, 负载电流逐渐上升至 2.5A 以上


图 6-6. 电流限制后跟热关断

6.8 典型特性 (continued)




$V_{IN} = 12V$, $C_{OUT} = 6400 \mu F$, $R_{OUT} = \text{开路}$, $R_{ILM} = \text{开路}$,
EN 引脚从低电平切换至高电平

图 6-7. 使用低电流限制设置为大电容器充电




$V_{IN} = 12V$, $C_{OUT} = 2200 \mu F$, $R_{OUT} = \text{开路}$, $R_{ILM} = 25k \Omega$,
EN 引脚从低电平切换至高电平

图 6-8. 使用高电流限制设置为大电容器充电 - 断续模式




$V_{IN} = 12V$, $R_{ILM} = 25k \Omega$, OUT 引脚短接至 GND

图 6-9. 导通时输出短路




$V_{IN} = 12V$, $R_{ILM} = 25k \Omega$, OUT 引脚短接至 GND

图 6-10. 导通时短路 (放大图)



$V_{IN} = 12V$, $R_{ILM} = 25k \Omega$, EN 引脚从低电平切换至高电平,
OUT 引脚短接至 GND


图 6-11. 上电至短路



EN/UVLO 引脚电压 $> V_{UVLO(R)}$


图 6-12. 稳态静态电流与温度间的关系

6.8 典型特性 (continued)



EN/UVLO 引脚电压 < $V_{SD(F)}$

图 6-13. 关断电流与温度间的关系



$V_{SD(F)} < \text{EN/UVLO 引脚电压} < V_{UVLO(F)}$

图 6-14. 关断状态电流与温度间的关系




图 6-15. IN 电源欠压阈值与温度间的关系




图 6-16. FET 开/关控制的 EN/UVLO 引脚阈值与温度间的关系




图 6-17. 最低关断电流的 EN/UVLO 引脚阈值与温度间的关系




图 6-18. OVLO 引脚阈值与温度间的关系

6.8 典型特性 (continued)






图 6-19. 内部固定过压阈值与温度间的关系




适用于 $I_{LIM} > 0.2A$ ，请参阅此部分了解更多注意事项。

图 6-20. 电流限制阈值与 I_{LIM} 电阻器间的关系




I_{LIM} 引脚开路

图 6-21. 电流限制阈值与温度间的关系




$R_{ILIM} = 250k\Omega$

图 6-22. 电流限制阈值与温度间的关系



$R_{ILIM} = 100k\Omega$

图 6-23. 电流限制阈值与温度间的关系



$R_{ILIM} = 62.5k\Omega$

图 6-24. 电流限制阈值与温度间的关系

6.8 典型特性 (continued)



 $R_{ILIM} = 34.48k\ \Omega$

图 6-25. 电流限制阈值与温度间的关系



 $R_{ILIM} = 25k\ \Omega$

图 6-26. 电流限制阈值与温度间的关系



 $R_{ILIM} < 58.8k\ \Omega$

图 6-27. 导通电阻与温度间的关系



 $66.7k\ \Omega < R_{ILIM} < 111k\ \Omega$

图 6-28. 导通电阻与温度间的关系



 $142k\ \Omega < R_{ILIM} < 250k\ \Omega$

图 6-29. 导通电阻与温度间的关系



 $R_{ILIM} > 500k\ \Omega$

图 6-30. 导通电阻与温度间的关系

6.8 典型特性 (continued)





图 6-31. 热关断时间与功率耗散间的关系

7 Detailed Description

7.1 Overview

The TPS25961 is an integrated eFuse device that is used to manage load voltage and load current. The device provides various factory programmed settings and user manageable settings, which allow device configuration for handling different transient and steady state supply and load fault conditions, thereby protecting the input supply and the downstream circuits connected to the device. The device also uses an in-built thermal shutdown mechanism to protect itself during these fault events.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 欠压保护 (UVP) 和欠压锁定 (UVLO)

TPS25961 持续监控输入电源，以确保仅当电压处于足够的水平时才为负载加电。在启动条件期间，器件会等待输入电源上升到高于内部固定阈值 $V_{UVP(R)}$ ，然后再继续开启 FET。同样，在导通条件下，如果输入电源低于 UVP 阈值 $V_{UVP(F)}$ ，FET 将关闭。UVP 上升和下降阈值略有不同，从而提供一些迟滞并确保在阈值电压附近稳定运行。

TPS25961 还提供用户可调节的 UVLO 机制，以确保仅当电压达到特定系统要求的足够水平时才为负载上电。这可以通过对输入电源进行分频并将其馈送到 EN/UVLO 引脚来实现。每当 EN/UVLO 引脚上的电压降至阈值 $V_{UVLO(F)}$ 以下时，器件都会关断 FET。当电压上升到阈值 $V_{UVLO(R)}$ 以上时，FET 再次导通。该引脚上的上升和下降阈值略有不同，从而提供一些迟滞并确保在阈值电压附近稳定运行。

用户必须适当地选择电阻分压器值，以将所需的输入欠压电平映射到器件的 UVLO 阈值。




图 7-1. 可调节欠压锁定

下面的公式显示了用于设置给定电压电源的 UVLO 设置点的电阻分压器值的计算结果。

$$V_{IN(UV)} = V_{UVLO(F)} \times \frac{R_1 + R_2}{R_2} \quad (1)$$

7.3.2 Overvoltage Protection

The TPS25961 implements Overvoltage Protection on V_{IN} in case the applied voltage becomes too high for the system or device to properly operate. The Overvoltage Protection has a default lockout threshold of V_{OVP} , which is achieved by connecting the OVLO pin to GND.




图 7-2. TPS25961 Fixed Overvoltage Lockout Response

It's possible to override the default OVLO threshold and adjust it to an user defined value as per the system requirements. This can be achieved by dividing the input supply and feeding it to the OVLO pin. Whenever the voltage at the OVLO pin rises above a threshold $V_{OVLO(R)}$, the device turns OFF the FET. When the voltage at the OVLO pin falls below the threshold $V_{OVLO(F)}$, the FET is turned ON again. The rising and falling thresholds on this pin are slightly different, thereby providing some hysteresis and ensuring stable operation around the threshold voltage.




图 7-3. TPS25961 Adjustable Overvoltage Lockout Response

The user should choose the resistor divider values appropriately to map the desired input overvoltage level to the OVLO threshold of the part.




图 7-4. TPS25961 Adjustable Overvoltage Lockout

The equation below shows the calculations for the resistor divider values to be used to set the OVLO set-point for a given voltage supply.

$$V_{IN(OV)} = V_{OVLO(F)} \times \frac{R_1 + R_2}{R_2} \quad (2)$$

7.3.3 Inrush Current, Overcurrent and Short Circuit Protection

The TPS25961 incorporates three levels of protection against overcurrent:

- Fixed slew rate for inrush current control (dVdt)
- Active current limiting with adjustable limit (I_{LIM}) for overcurrent protection
- Fast short-circuit response to protect against hard short-circuits

7.3.3.1 Slew Rate and Inrush Current Control (dVdt)

The inrush current during turn on is directly proportional to the load capacitance and rising slew rate.

$$I_{INRUSH} = C_{OUT} \times SR_{ON} \quad (3)$$

TPS25961 provides a controlled turn on at a fixed slew rate (SR_{ON}) which helps to minimize the inrush current.

7.3.3.2 Active Current Limiting

The device responds to output overcurrent conditions by actively limiting the current.




图 7-5. TPS25961 Overcurrent Response

In the current limiting state, the output voltage drops resulting in increased power dissipation in the internal FET leading to thermal shutdown if the condition persists for an extended period of time. In this case, the device performs 3 auto-retry attempts to allow the system to recover and then latches-off if the fault persists. See *Fault response* section for more details on device response after a fault.

The current limit threshold can be adjusted by pinstrapping the ILIM pin.

Use equation below to calculate the R_{ILIM} value for overcurrent thresholds < 200 mA.

$$R_{ILIM} = \frac{50000}{I_{LIM} - 0.000002} \quad (4)$$

Use equation below to calculate the R_{ILIM} value for overcurrent thresholds ≥ 200 mA.

$$R_{ILIM} = \frac{50000}{I_{LIM}} \quad (5)$$

备注

1. Leaving the ILIM pin open sets the current limit to its minimum value.
2. The device scales the FET ON resistance in discrete steps according to the R_{ILIM} setting to provide optimum performance for the desired current level. At higher I_{LIM} settings, the ON resistance is lower and at lower I_{LIM} settings, the ON resistance is higher. However, for certain R_{ILIM} resistor values, the device may select an incorrect ON resistance scaling which is too high for the target load current leading to excessive voltage drop and power dissipation. To avoid this situation, it's recommended to avoid certain R_{ILIM} values as per 表 7-1.

表 7-1. R_{ILIM} Values to Avoid

ILIM Resistor Value	Device ON Resistance
$250\text{ k}\Omega < R_{ILIM} < 500\text{ k}\Omega$	Undefined
$111\text{ k}\Omega < R_{ILIM} < 142\text{ k}\Omega$	Undefined
$58.8\text{ k}\Omega < R_{ILIM} < 66.7\text{ k}\Omega$	Undefined

7.3.3.3 Short-Circuit Protection

The current through the device increases very rapidly during an output short-circuit event. In this event, the device engages a fast current clamping circuit to regulate down the current faster (t_{SCF}) as compared to the nominal overcurrent response time (t_{LIM}). Instead of completely turning off the power FET, the device tries to actively limit the current to ensure uninterrupted power in the event of transient overcurrents or supply transients. The device stops limiting the current once the load current falls below the programmed I_{LIM} threshold.

The output voltage drops in the current limiting state, resulting in increased power dissipation in the internal FET and might lead to thermal shutdown if the condition persists for an extended period of time. In this case, the device performs 3 auto-retry attempts to allow the system to recover and then latches-off if the fault persists. See *Fault response* section for more details on device response after a fault.




图 7-6. TPS25961 Short Circuit Response

7.3.4 Overtemperature Protection (OTP)

Thermal Shutdown occurs when the junction temperature (T_J) exceeds the thermal shutdown threshold (TSD). When the TPS25961 detects thermal overload, it shut downs and remains off until it has cooled down sufficiently. Once the TPS25961 junction has cooled down below TSD - TSD_{HYS}, it remains off for an additional delay of t_{TSD,RST} after which it automatically retries to turn on. The device performs 3 auto-retry attempts to allow the system to recover before it latches-off if the fault persists. See *Fault response* section for more details on device response after a fault.

表 7-2. TPS25961 Thermal Shutdown

Enter TSD	Exit TSD
$T_J \geq \text{TSD}$	$T_J < \text{TSD} - \text{TSD}_{\text{HYS}}$ and t _{TSD,RST} timer expired

7.3.5 Fault Response

表 7-3 summarizes the protection response to various fault conditions.

表 7-3. Fault Response

Event / Fault	Protection Response	Fault Latched Internally
Steady-state	N/A	N/A
Overtemperature	Shutdown	Yes
Undervoltage	Cut-off	No
Overvoltage	Cut-off	No
Overcurrent	Current Limit	No
Short-circuit	Current Limit	No

Once the device turns off due to a latched fault, power cycling the part or pulling the EN/UVLO pin voltage below V_{SD(F)} clears the fault. Pulling the EN/UVLO just below the UVLO threshold has no impact on the device in this condition.

At the end of the t_{TSD,RST} timer after a latched fault, the device will attempt to automatically restart 3 times. If the fault was caused by a transient condition which goes away and the device is able to recover and reach steady state, it clears the fault counter.

If the fault is persistent, the device will eventually shut down completely after 3 attempts and then remain latched-off till it's power cycled.

7.4 Device Functional Modes

The features of the device depend on the operating mode.

表 7-4. Overvoltage protection modes

OVLO pin	OVLO threshold
< 0.1 V or connected to GND	Fixed 5.98 V
Resistor ladder from IN	Adjustable

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS25961 device is an integrated eFuse that is typically used for input hot-swap and power rail protection applications for systems such as energy meters, set-top boxes, building automation and adapter input protection. The device operates from 2.7-V to 19-V with adjustable current limit, overvoltage and undervoltage protection. The device aids in controlling the inrush current and provides current limiting during overload conditions.

The design procedure explained in the subsequent sections can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool, [TPS25961 Design Calculator](#), is available in the web product folder.

8.2 典型应用

8.2.1 Adapter input protection for set-top boxes

TPS25961 can be used for input power protection in set-top boxes. Operating voltage is generally around 12-V and can vary from 10-V to 14-V. During event like input voltage overshoot, TPS25961 overvoltage protection acts to cut off the path and protect downstream load from overvoltage. Also inrush current control and configurable current limit feature helps in preventing power supply from collapsing during events like hotplug and overload.




图 8-1. Typical Application Schematic

* Optional circuit components needed for transient protection depending on input and output inductance. Please refer to Transient Protection section for details.

8.2.2 Design Requirements

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, V_{IN}	12 V
Undervoltage lockout set point, V_{UV}	9 V
Overvoltage protection set point, V_{OV}	15.5 V
Current limit, I_{LIM}	2 A
Load capacitance, C_{OUT}	1 μF
Maximum ambient temperature, T_A	85°C

8.2.3 Detailed Design Procedure

8.2.3.1 Programming the Current-Limit Threshold: R_{ILM} Selection

The R_{ILM} resistor at the ILM pin sets the over load current limit. Since required current limit of 2 A is greater than 200 mA, below 方程式 6 for current limit can be used for calculating R_{ILM} .

$$R_{ILIM} = \frac{50000}{I_{ILIM}} \quad (6)$$

Closest standard value resistor is 25.5 k Ω with 1% tolerance. It is recommended that final R_{ILM} selected does not lie in the ranges mentioned in 表 7-1. Final value of 25.5 k Ω does not lie in those non-recommended ranges and is fine to use in design.

8.2.3.2 欠压和过压锁定设定

电源欠压和过压阈值通过电阻器 R1、R2 和 R3 进行设置，这些电阻器的值可通过公式 10 和公式 11 进行计算：

$$V_{IN(UV)} = \frac{V_{UVLO(R)} \times (R1 + R2 + R3)}{R2 + R3} \quad (7)$$

$$V_{IN(OV)} = \frac{V_{OVLO(R)} \times (R1 + R2 + R3)}{R3} \quad (8)$$

其中 $V_{UVLO(R)}$ 是 EN/UVLO 引脚上升阈值， $V_{OVLO(R)}$ 是 OVLO 引脚上升阈值。由于 R1、R2 和 R3 泄漏来自输入电源 VIN 的电流，因此必须根据来自输入电源 VIN 的可接受漏电流来选择这些电阻器。R1、R2 和 R3 从电源汲取的电流为 $I_{R123} = VIN/(R1 + R2 + R3)$ 。但是，由于连接到电阻器串的外部有源元件而产生的漏电流会增加这些计算的误差。因此，电阻串电流 I_{R123} 必须选择为 EN/UVLO 和 OVLO 引脚上预期漏电流的 20 倍。根据器件电气规格，EN/UVLO 和 OVLO 漏电流均为 0.1 μ A (最大值)、 $V_{OVLO(R)} = 1.24V$ 且 $V_{UVLO(R)} = 1.24V$ 。根据设计要求， $V_{IN(OV)} = 15.5V$ 且 $V_{IN(UV)} = 9V$ 。要求解，请先选择 $R1 = 470k\Omega$ ，并使用上面的公式计算 $R2 = 31.5k\Omega$ 、 $R3 = 43.6k\Omega$ 。使用最接近的标准 1% 电阻器值，我们得到 $R1 = 470k\Omega$ 、 $R2 = 31.6k\Omega$ 且 $R3 = 44.2k\Omega$ 。

8.2.3.3 Output Voltage Rise Time (t_R)

For a successful design, the junction temperature of device must be kept below the absolute maximum rating during both dynamic (start-up) and steady-state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine that power dissipation is below a certain limit to avoid thermal shutdown during start-up.

Slew rate is 5 V/ms typically for TPS25961. The inrush current can be calculated as:

$$I_{INRUSH} (mA) = SR (V/ms) \times C_{OUT} (\mu F) = 5 \times 1 = 5 \text{ mA} \quad (9)$$

The average power dissipation inside the part during inrush can be calculated as:

$$P_{DINRUSH} (W) = \frac{I_{INRUSH} (A) \times V_{IN} (V)}{2} = \frac{0.005 \times 12}{2} = 0.03 \text{ W} \quad (10)$$

For the given power dissipation, the thermal shutdown time of the device must be greater than the ramp-up time t_R to avoid start-up failure. 图 8-2 shows the thermal shutdown limit, for 0.03 W of power, the shutdown time is very large as compared to $t_R = 2.4$ ms. Therefore this application will have successful startup.




图 8-2. Time to Thermal Shutdown vs Power Dissipation

8.2.4 Application Curves




图 8-3. Output Ramp




图 8-4. Overvoltage Protection (OVLO)




图 8-5. Overcurrent Protection




图 8-6. Short at Output Protection



TPS25961 can also be used as a low cost current limiter device replacing discrete PTC for memory card port protection in end equipments like IP camera, Laptop etc. Typical SD cards operate at 3.3-V and draw current less than 100 mA. TPS25961 can be configured for protection in this application without the need for many external components. Keeping OVLO pin grounded and ILIM pin open would set fixed overvoltage protection threshold of 5.98 V and current limit of 115 mA. EN pin can be tied to VIN pin through a pullup resistor. 8-9 shows example layout for TPS25961 for above mentioned configuration, achieved on a single layer board with minimum components.






图 8-9. TPS25961 layout example for SD card port protection application

8.3.1 Application Curves




图 8-10. Output Ramp




图 8-11. Overvoltage protection




图 8-12. Overcurrent Protection




图 8-13. Short at Output Protection




图 8-15. 带有可选保护元件的电路实现

8.4.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. The following contribute to variation in results:

- Source bypassing
- Input leads
- Circuit layout
- Component selection
- Output shorting method
- Relative location of the short
- Instrumentation

The actual short exhibits a certain degree of randomness because it microscopically bounces and arcs. Ensure that configuration and methods are used to obtain realistic results. Do not expect to see waveforms exactly like those in this data sheet because every setup is different.

8.5 Layout

8.5.1 Layout Guidelines

- For all applications, a ceramic decoupling capacitor of 0.1 μ F or greater is recommended between the IN terminal and GND terminal. For hot-plug applications, where input power-path inductance is negligible, this capacitor can be eliminated or minimized.
- The optimal placement of the decoupling capacitor is closest to the IN and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the GND terminal of the IC.
- High current-carrying power-path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of the IC. The PCB ground must be a copper plane or island on the board.
- Locate the following support components close to their connection pins:
 - R_{ILIM}
 - Resistor network for the EN/UVLO pin
 - Resistor network for the OVLO pin

Connect the other end of the component to the GND pin of the device with shortest trace length. The trace routing from the components to the device pins must be as short as possible to reduce parasitic effects on the current limit and overvoltage response. These traces must not have any coupling to switching signals on the board.

- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect. These protection devices must be routed with short traces to reduce inductance. For example, a protection Schottky diode is recommended to address negative transients due to switching of inductive loads, and it must be physically close to the OUT pins.
- Obtaining acceptable performance with alternate layout schemes is possible. The example shown in [节 8.5.2](#) has been shown to produce good results and is intended as a guideline.

8.5.2 Layout Example




图 8-16. TPS25961 Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- [TPS25961 Design Calculator](#)
- [TPS25961EVM eFuse Evaluation Board](#)
- [Basics of eFuses](#)

9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

9.4 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS25961DRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T961	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4222173/B 04/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRV0006A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4222173/B 04/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006A

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4222173/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司