

# INA231 具有警报功能、采用 WCSP 封装的 28V 16 位 I<sup>2</sup>C 输出电流、电压和功率监控器

## 1 特性

- 总线电压检测范围为 0V 至 28V
- 高侧或低侧检测
- 电流、电压和功率报告
- 高精度：
  - 增益误差：0.5% (最大值)
  - 失调电压：50  $\mu$ V (最大值)
- 可配置取平均选项
- 可编程警报阈值
- 兼容 1.8V I<sup>2</sup>C
- 电源运行：2.7V 至 5.5V
- 启动模式选项：
  - INA231A：有效转换
  - INA231B：低电流关断

## 2 应用

- 智能手机
- 平板电脑
- 服务器
- 计算机
- 电源管理
- 电池充电器
- 电源
- 测试设备

## 3 说明

INA231 是一款具有 1.8V I<sup>2</sup>C 兼容接口 (具有 16 个可编程地址) 的电流分流和功率监控器。INA231 监控分流压降和总线电源电压, 如果数值超出编程范围, 其通过将 ALERT 引脚置为有效来提供更好的保护。可编程校准值、转换时间和取平均值与内部乘法器结合使用时, 可直接读取电流值 (单位为安培) 和功率值 (单位为瓦特), 从而减轻主机处理负载。


INA231 检测总线电压 (介于 0V 至 28V 之间) 上的电流, 该器件由 2.7V 至 5.5V 单电源供电, 消耗的电源电流为 330  $\mu$ A (典型值)。INA231 额定运行温度范围为 -40°C 至 +125°C。

INA231 有两个版本: INA231A 启动时会执行分流和总线电压的连续转换, 而 INA231B 则在低电流关断模式下启动。

封装信息<sup>(1)</sup>

| 器件型号    | 封装             | 封装尺寸 (标称值)               |
|---------|----------------|--------------------------|
| INA231A | YFF (DSBGA-12) | 1.65mm × 1.39mm × 0.62mm |
|         | YFD (DSBGA-12) | 1.65mm × 1.39mm × 0.40mm |
| INA231B | YFD (DSBGA-12) | 1.65mm × 1.39mm × 0.40mm |

(1) 如需了解所有可用封装, 请参阅数据表末尾的封装选项附录。



高侧或低侧检测



## Table of Contents

|                                                    |           |                                                                  |           |
|----------------------------------------------------|-----------|------------------------------------------------------------------|-----------|
| <b>1 特性</b> .....                                  | <b>1</b>  | <b>8.4 Device Functional Modes</b> .....                         | <b>14</b> |
| <b>2 应用</b> .....                                  | <b>1</b>  | <b>8.5 Programming</b> .....                                     | <b>15</b> |
| <b>3 说明</b> .....                                  | <b>1</b>  | <b>8.6 Register Maps</b> .....                                   | <b>22</b> |
| <b>4 Revision History</b> .....                    | <b>2</b>  | <b>9 Application and Implementation</b> .....                    | <b>28</b> |
| <b>5 Device Comparison</b> .....                   | <b>3</b>  | 9.1 Application Information.....                                 | 28        |
| <b>6 Pin Configuration and Functions</b> .....     | <b>3</b>  | 9.2 Typical Applications.....                                    | 30        |
| <b>7 Specifications</b> .....                      | <b>4</b>  | 9.3 Power Supply Recommendations.....                            | 31        |
| 7.1 Absolute Maximum Ratings.....                  | 4         | 9.4 Layout.....                                                  | 31        |
| 7.2 ESD Ratings.....                               | 4         | <b>10 Device and Documentation Support</b> .....                 | <b>33</b> |
| 7.3 Recommended Operating Conditions.....          | 4         | 10.1 Documentation Support.....                                  | 33        |
| 7.4 Thermal Information.....                       | 4         | 10.2 接收文档更新通知.....                                               | 33        |
| 7.5 Electrical Characteristics.....                | 5         | 10.3 支持资源.....                                                   | 33        |
| 7.6 Timing Requirements: I <sup>2</sup> C Bus..... | 6         | 10.4 Trademarks.....                                             | 33        |
| 7.7 Typical Characteristics.....                   | 7         | 10.5 Electrostatic Discharge Caution.....                        | 33        |
| <b>8 Detailed Description</b> .....                | <b>10</b> | 10.6 术语表.....                                                    | 33        |
| 8.1 Overview.....                                  | 10        | <b>11 Mechanical, Packaging, and Orderable Information</b> ..... | <b>33</b> |
| 8.2 Functional Block Diagram.....                  | 10        |                                                                  |           |
| 8.3 Feature Description.....                       | 10        |                                                                  |           |

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同


|                                                                                                                                      |             |
|--------------------------------------------------------------------------------------------------------------------------------------|-------------|
| <b>Changes from Revision C (March 2018) to Revision D (July 2022)</b> .....                                                          | <b>Page</b> |
| • 更新了整个文档中的表格、图和交叉参考的编号格式.....                                                                                                       | 1           |
| • Added footnote to B2 and C2 pins.....                                                                                              | 3           |
| • Changed value from 40 ms to 40 $\mu$ s in sentence: Full recovery from power-down mode requires 40 $\mu$ s.....                    | 10          |
| • Moved the <i>Power Supply Recommendations</i> and <i>Layout</i> sections to the <i>Application and Implementation</i> section..... | 31          |
| <b>Changes from Revision B (August 2017) to Revision C (March 2018)</b> .....                                                        | <b>Page</b> |
| • 添加了 B 版本器件和相关内容.....                                                                                                               | 1           |
| <b>Changes from Revision A (June 2017) to Revision B (August 2017)</b> .....                                                         | <b>Page</b> |
| • Changed NC pin description from "No internal connection" to "Do not connect, leave floating" .....                                 | 3           |
| • Changed SCL max value from $V_S + 0.3$ V to 6 V in <i>Absolute Maximum Ratings</i> table.....                                      | 4           |
| • Added text to end of <i>Layout Guidelines</i> section clarifying no connection of NC pins.....                                     | 31          |
| <b>Changes from Revision * (February 2013) to Revision A (June 2017)</b> .....                                                       | <b>Page</b> |
| • 添加了器件信息、建议运行条件和 ESD 等级表，以及详细说明、应用和实施、电源相关建议、布局、器件和文档支持和机械、封装和可订购信息部分.....                                                          | 1           |
| • 向数据表添加了封装高度为 0.4mm 的全新 WSCP-12 (YFD) 封装和相关内容.....                                                                                  | 1           |
| • Added operating ambient temperature, $T_A$ to <i>Absolute Maximum Ratings</i> table.....                                           | 4           |
| • Added new note 1 to <i>Timing Requirements: I<sup>2</sup>C Bus</i> section .....                                                   | 6           |
| • Added test condition to Figure 2 .....                                                                                             | 7           |

## 5 Device Comparison

**表 5-1. Device Comparison**

| DEVICE                                         | DESCRIPTION                                                                                              |
|------------------------------------------------|----------------------------------------------------------------------------------------------------------|
| INA209                                         | Current and power monitor with watchdog, peak-hold, and fast comparator functions                        |
| INA210, INA211, INA212, INA213, INA214, INA215 | Zero-drift, low-cost, analog current shunt monitor series in small package                               |
| INA219                                         | Zero-drift, bidirectional current power monitor with two-wire interface                                  |
| INA226                                         | High or Low-side, bidirectional current and power monitor with two-wire interface and programmable alert |

## 6 Pin Configuration and Functions



**图 6-1. YFF and YFD Packages 12-Pin DSBGA Top View**

**表 6-1. Pin Functions**

| PIN   |                       | TYPE                 | DESCRIPTION                                                                                                      |
|-------|-----------------------|----------------------|------------------------------------------------------------------------------------------------------------------|
| NAME  | NO.                   |                      |                                                                                                                  |
| A0    | B3                    | Digital input        | Address pin. Connect to GND, SCL, SDA, or V <sub>S</sub> . 表 8-2 shows pin settings and corresponding addresses. |
| A1    | C3                    | Digital input        | Address pin. Connect to GND, SCL, SDA, or V <sub>S</sub> . 表 8-2 shows pin settings and corresponding addresses. |
| ALERT | A3                    | Digital output       | Multi-functional alert, open-drain output.                                                                       |
| GND   | C1                    | Analog               | Ground                                                                                                           |
| NC    | B2, C2 <sup>(1)</sup> | —                    | Do not connect, leave floating.                                                                                  |
| SCL   | A1                    | Digital input        | Serial bus clock line, open-drain input.                                                                         |
| SDA   | A2                    | Digital input/output | Serial bus data line, open-drain input/output.                                                                   |
| BUS   | D1                    | Analog input         | Bus voltage input.                                                                                               |
| IN -  | D2                    | Analog input         | Negative differential shunt voltage input. Connect to load side of shunt resistor.                               |
| IN+   | D3                    | Analog input         | Positive differential shunt voltage input. Connect to supply side of shunt resistor.                             |
| VS    | B1                    | Analog               | Power supply pin, 2.7 V to 5.5 V.                                                                                |

(1) Internally, B2 is connected to V<sub>S</sub> and C2 is connected to GND. Leave floating.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                                      | MIN                                                 | MAX           | UNIT |
|--------------------------------------|-----------------------------------------------------|---------------|------|
| Supply voltage, $V_S$                |                                                     | 6             | V    |
| Analog inputs, $IN+$ , $IN-$         | Differential ( $V_{IN+} - V_{IN-}$ ) <sup>(2)</sup> | - 30      30  | V    |
|                                      | Common-mode                                         | - 0.3      30 | V    |
| SDA                                  | GND - 0.3                                           | 6             | V    |
| SCL                                  | GND - 0.3                                           | 6             | V    |
| Input current into any pin           |                                                     | 5             | mA   |
| Open-drain digital output current    |                                                     | 10            | mA   |
| Operating ambient temperature, $T_A$ | - 40                                                | 125           | °C   |
| Junction temperature, $T_J$          |                                                     | 150           | °C   |
| Storage temperature, $T_{stg}$       | - 65                                                | 150           | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2)  $V_{IN+}$  and  $V_{IN-}$  may have a differential voltage of - 30 V to +30 V; however, the voltage at these pins must not exceed the range - 0.3 V to +30 V.

### 7.2 ESD Ratings

|                                     |                                                                                          | VALUE | UNIT |
|-------------------------------------|------------------------------------------------------------------------------------------|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | 2500  | V    |
|                                     | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | 1000  |      |
|                                     | Machine model (MM)                                                                       | 150   |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

|                                     | MIN  | NOM | MAX | UNIT |
|-------------------------------------|------|-----|-----|------|
| $V_{CM}$ Common-mode voltage        | 0    |     | 28  | V    |
| $V_S$ Operating supply voltage      | 2.7  |     | 5.5 | V    |
| $T_A$ Operating ambient temperature | - 40 |     | 125 | °C   |

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | INA231      |             | UNIT |
|-------------------------------|----------------------------------------------|-------------|-------------|------|
|                               |                                              | YFD (DSBGA) | YFF (DSBGA) |      |
|                               |                                              | 12 PINS     | 12 PINS     |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 83.8        | 90.2        | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 0.4         | 0.5         | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 19.3        | 40.0        | °C/W |
| $\psi_{JT}$                   | Junction-to-top characterization parameter   | 0.3         | 3.0         | °C/W |
| $\psi_{JB}$                   | Junction-to-board characterization parameter | 19.4        | 39.2        | °C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | N/A         | N/A         | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 3.3\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ ,  $V_{SENSE} = (V_{IN+} - V_{IN-}) = 0\text{ mV}$ , and  $V_{BUS} = 12\text{ V}$  (unless otherwise noted)

| PARAMETER                   |                                          | TEST CONDITIONS                                  | MIN     | TYP       | MAX      | UNIT                          |
|-----------------------------|------------------------------------------|--------------------------------------------------|---------|-----------|----------|-------------------------------|
| <b>SHUNT INPUT</b>          |                                          |                                                  |         |           |          |                               |
|                             | Shunt voltage input                      |                                                  | - 81.92 |           | 81.9175  | mV                            |
| CMR                         | Common-mode rejection                    | $V_{IN+} = 0\text{ V to } 28\text{ V}$           | 100     | 120       |          | dB                            |
| $V_{OS}$                    | Shunt offset voltage, RTI <sup>(1)</sup> |                                                  |         | $\pm 10$  | $\pm 50$ | $\mu\text{ V}$                |
|                             |                                          | $T_A = -40^\circ\text{C to } +125^\circ\text{C}$ |         | 0.1       | 0.5      | $\mu\text{ V}/^\circ\text{C}$ |
| PSRR                        | vs power supply                          | $V_S = 2.7\text{ V to } 5.5\text{ V}$            |         | 10        |          | $\mu\text{ V/V}$              |
| <b>BUS INPUT</b>            |                                          |                                                  |         |           |          |                               |
|                             | Bus voltage input range <sup>(2)</sup>   |                                                  | 0       |           | 28       | V                             |
| $V_{OS}$                    | Bus offset voltage, RTI <sup>(1)</sup>   |                                                  |         | $\pm 5$   | $\pm 30$ | mV                            |
|                             |                                          | $T_A = -40^\circ\text{C to } +125^\circ\text{C}$ |         | 10        | 40       | $\mu\text{ V}/^\circ\text{C}$ |
| PSRR                        | vs power supply                          |                                                  |         | 2         |          | mV/V                          |
|                             | BUS pin input impedance                  |                                                  |         | 830       |          | k $\Omega$                    |
| <b>INPUT</b>                |                                          |                                                  |         |           |          |                               |
| $I_{IN+}, I_{IN-}$          | Input bias current                       |                                                  |         | 10        |          | $\mu\text{ A}$                |
|                             | Input leakage <sup>(3)</sup>             | $(V_{IN+}) + (V_{IN-})$ , Power-Down mode        |         | 0.1       | 0.5      | $\mu\text{ A}$                |
| <b>DC ACCURACY</b>          |                                          |                                                  |         |           |          |                               |
|                             | ADC native resolution                    |                                                  |         | 16        |          | Bits                          |
| 1 LSB step size             | Shunt voltage                            |                                                  |         | 2.5       |          | $\mu\text{ V}$                |
|                             | Bus voltage                              |                                                  |         | 1.25      |          | mV                            |
| Shunt voltage gain error    |                                          |                                                  |         | 0.2%      | 0.5%     |                               |
|                             |                                          | $T_A = -40^\circ\text{C to } +125^\circ\text{C}$ |         | 10        | 50       | ppm/ $^\circ\text{C}$         |
| Bus voltage gain error      |                                          |                                                  |         | 0.2%      | 0.5%     |                               |
|                             |                                          | $T_A = -40^\circ\text{C to } +125^\circ\text{C}$ |         | 10        | 50       | ppm/ $^\circ\text{C}$         |
|                             | Differential nonlinearity                |                                                  |         | $\pm 0.1$ |          | LSB                           |
| ADC conversion time         | CT bit = 000                             |                                                  |         | 140       | 154      | $\mu\text{ s}$                |
|                             | CT bit = 001                             |                                                  |         | 204       | 224      | $\mu\text{ s}$                |
|                             | CT bit = 010                             |                                                  |         | 332       | 365      | $\mu\text{ s}$                |
|                             | CT bit = 011                             |                                                  |         | 588       | 646      | $\mu\text{ s}$                |
|                             | CT bit = 100                             |                                                  |         | 1.1       | 1.21     | ms                            |
|                             | CT bit = 101                             |                                                  |         | 2.116     | 2.328    | ms                            |
|                             | CT bit = 110                             |                                                  |         | 4.156     | 4.572    | ms                            |
|                             | CT bit = 111                             |                                                  |         | 8.244     | 9.068    | ms                            |
| <b>SMBus</b>                |                                          |                                                  |         |           |          |                               |
|                             | SMBus timeout <sup>(4)</sup>             |                                                  |         | 28        | 35       | ms                            |
| <b>DIGITAL INPUT/OUTPUT</b> |                                          |                                                  |         |           |          |                               |
|                             | Input capacitance                        |                                                  |         | 3         |          | pF                            |
|                             | Leakage input current                    | $0 \leq V_{IN} \leq V_S$                         |         | 0.5       | 2        | $\mu\text{ A}$                |
| $V_{IH}$                    | High-level input voltage                 |                                                  | 1.4     |           | 6        | V                             |
| $V_{IL}$                    | Low-level input voltage                  |                                                  | - 0.5   |           | 0.4      | V                             |
| $V_{OL}$                    | Low-level output voltage (SDA, ALERT)    | $I_{OL} = 3\text{ mA}$                           | 0       |           | 0.4      | V                             |
|                             | Hysteresis                               |                                                  |         | 500       |          | mV                            |
| <b>POWER SUPPLY</b>         |                                          |                                                  |         |           |          |                               |
| Quiescent current           |                                          |                                                  |         | 330       | 420      | $\mu\text{ A}$                |
|                             | Power-Down mode                          |                                                  |         | 3         | 7        | $\mu\text{ A}$                |
|                             | Power-on reset threshold                 |                                                  |         | 2         |          | V                             |

(1) RTI = Referred-to-input.

- (2) Although the input range is 28 V, the full-scale range of the ADC scaling is 40.96 V. Do not apply more than 28 V. See the [Basic Analog-to-Digital Converter \(ADC\) Functions](#) section for more details
- (3) Input leakage is positive (current flowing into the pin) for the conditions shown at the top of this table. Negative leakage currents can occur under different input conditions.
- (4) SMBus timeout in the INA231 resets the interface any time SCL is low for more than 28 ms.

## 7.6 Timing Requirements: I<sup>2</sup>C Bus

see (1)

|                                                                                                          |         | FAST MODE |     |      | HIGH-SPEED MODE |     |     | UNIT |
|----------------------------------------------------------------------------------------------------------|---------|-----------|-----|------|-----------------|-----|-----|------|
|                                                                                                          |         | MIN       | TYP | MAX  | MIN             | TYP | MAX |      |
| $f_{(SCL)}$ SCL operating frequency                                                                      | INA231A | 0.001     |     | 0.4  | 0.001           |     | 2.5 | MHz  |
|                                                                                                          | INA231B | 0.01      |     | 0.4  | 0.01            |     | 2.5 |      |
| $t_{(BUF)}$ Bus free time between stop and start conditions                                              |         | 600       |     |      | 260             |     |     | ns   |
| $t_{(HDSTA)}$ Hold time after repeated START condition. After this period, the first clock is generated. |         | 100       |     |      | 100             |     |     | ns   |
| $t_{(SUSTA)}$ Repeated start condition setup time                                                        |         | 100       |     |      | 100             |     |     | ns   |
| $t_{(SUSTO)}$ STOP condition setup time                                                                  |         | 100       |     |      | 100             |     |     | ns   |
| $t_{(HDDAT)}$ Data hold time, $V_S \leq 3.3$ V                                                           |         | 0         |     |      | 0               |     | 130 | ns   |
| $t_{(HDDAT)}$ Data hold time, $V_S > 3.3$ V                                                              |         | 10        |     |      | 10              |     | 130 | ns   |
| $t_{(SUDAT)}$ Data setup time                                                                            |         | 100       |     |      | 50              |     |     | ns   |
| $t_{(LOW)}$ SCL clock low period                                                                         |         | 1300      |     |      | 260             |     |     | ns   |
| $t_{(HIGH)}$ SCL clock high period                                                                       |         | 600       |     |      | 60              |     |     | ns   |
| $t_F$ Data fall time                                                                                     |         |           |     | 300  |                 |     | 80  | ns   |
| $t_R$ Data rise time                                                                                     |         |           |     | 300  |                 |     | 80  | ns   |
| $t_F$ Clock fall time                                                                                    |         |           |     | 300  |                 |     | 40  | ns   |
| $t_R$ Clock rise time                                                                                    |         |           |     | 300  |                 |     | 40  | ns   |
| $t_R$ Clock/data rise time for $SCLK \leq 100$ kHz                                                       |         |           |     | 1000 |                 |     |     | ns   |

- (1) Values based on a statistical analysis of a one-time sample of devices. Minimum and maximum values are specified by design, but not production tested.




图 7-1. Bus Timing Diagram

## 7.7 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 3.3\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ ,  $V_{SENSE} = (V_{IN+} - V_{IN-}) = 0\text{ mV}$ , and  $V_{BUS} = 12\text{ V}$  (unless otherwise noted)




图 7-2. Frequency Response




图 7-3. Shunt Input Offset Voltage Production Distribution




图 7-4. Shunt Input Offset Voltage vs Temperature




图 7-5. Shunt Input Common-Mode Rejection Ratio vs Temperature




图 7-6. Shunt Input Gain Error Production Distribution




图 7-7. Shunt Input Gain Error vs Temperature

## 7.7 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 3.3\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ ,  $V_{SENSE} = (V_{IN+} - V_{IN-}) = 0\text{ mV}$ , and  $V_{BUS} = 12\text{ V}$  (unless otherwise noted)




图 7-8. Shunt Input Gain Error vs Common-Mode Voltage




图 7-9. Bus Input Offset Voltage Production Distribution




图 7-10. Bus Input Offset Voltage vs Temperature




图 7-11. Bus Input Gain Error Production Distribution




图 7-12. Bus Input Gain Error vs Temperature




图 7-13. Input Bias Current vs Common-Mode Voltage

## 7.7 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 3.3\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ ,  $V_{SENSE} = (V_{IN+} - V_{IN-}) = 0\text{ mV}$ , and  $V_{BUS} = 12\text{ V}$  (unless otherwise noted)




图 7-14. Input Bias Current vs Temperature




图 7-15. Input Bias Current vs Temperature, Shutdown




图 7-16. Active  $I_Q$  vs Temperature




图 7-17. Shutdown  $I_Q$  vs Temperature




图 7-18. Active  $I_Q$  vs I²C Clock Frequency





图 7-19. Shutdown  $I_Q$  vs I²C Clock Frequency

## 8 Detailed Description

### 8.1 Overview

The INA231 is a digital, current-sense amplifier with an I<sup>2</sup>C- and SMBus-compatible interface. It provides digital current, voltage, and power readings necessary for accurate decision-making in precisely controlled systems. Programmable registers allow flexible configuration for measurement resolution, as well as continuous-versus-triggered operation. Detailed register information is shown in the [Register Maps](#) section. See the [Functional Block Diagram](#) section for a block diagram of the INA231 device.

### 8.2 Functional Block Diagram



- A. Read-only
- B. Read/write

图 8-1. Functional Block Diagram

### 8.3 Feature Description

#### 8.3.1 Basic Analog-to-Digital Converter (ADC) Functions

The INA231 performs two measurements on the power-supply bus of interest. The voltage developed from the load current that flows through a shunt resistor creates the shunt voltage signal that is measured at the IN+ and IN- pins. The device can also measure the power supply bus voltage by connecting this voltage to the BUS pin. The differential shunt voltage is measured with respect to the IN- pin whereas the bus voltage is measured with respect to ground.

The INA231 is typically powered by a separate supply that can range from 2.7 V to 5.5 V. The bus that is being monitored can range in voltage from 0 V to 28 V.

#### 备注

Based on the fixed 1.25 mV LSB for the bus voltage register, a full-scale register would result in a 40.96-V value. However, the actual voltage that is applied to the input pins of the INA231 should not exceed 28 V.

There are no special considerations for power-supply sequencing because the common-mode input range and power-supply voltage are independent of each other; therefore, the bus voltage can be present with the supply voltage off, and vice-versa.

As noted, the INA231 takes two measurements, shunt voltage and bus voltage. It then converts these measurements to current, based on the Calibration register value, and then calculates power. See the [Configure, Measure, and Calculate Example](#) section for additional information on programming the calibration register.

The INA231 has two operating modes, continuous and triggered, that determine how the ADC operates after these conversions. When the INA231 is in the normal operating mode (that is, the MODE bits of the Configuration register are set to '111'), it continuously converts a shunt voltage reading followed by a bus voltage reading. After the shunt voltage reading, the current value is calculated based on 方程式 3. This current value is then used to calculate the power result using 方程式 4. These values are subsequently stored in an accumulator, and the measurement and calculation sequence repeats until the number of averages set in the Configuration register is reached. Note that the current and power calculations are based on the value programmed into the Calibration register. If the Calibration register is not programmed, the result of the current and power calculations is zero. Following every sequence, the present set of measured and calculated values are appended to the previously collected values. After all of the averaging has been completed, the final values for shunt voltage, bus voltage, current, and power are updated in the corresponding registers and can then be read. These values remain in the data output registers until they are replaced by the next fully completed conversion results. Reading the data output registers does not affect a conversion in progress.

The mode control bits in the Configuration register also permit selecting specific modes to convert only the shunt voltage or the bus voltage in order to further allow the monitoring function configuration to fit specific application requirements.

All current and power calculations are performed in the background and do not contribute to conversion time.

In triggered mode, writing any of the triggered convert modes into the Configuration register (that is, the MODE bits of the Configuration register are set to 001, 010, or 011) triggers a single-shot conversion. This action produces a single set of measurements. To trigger another single-shot conversion, the Configuration register must be written to again, even if the mode does not change.

In addition to the two operating modes (continuous and triggered), the INA231 also has a power-down mode that reduces the quiescent current and turns off current into the INA231 inputs, which reduces the impact of supply drain when the device is not being used. Full recovery from power-down mode requires 40  $\mu$ s. The registers of the INA231 can be written to and read from while the device is in power-down mode. The device remains in power-down mode until one of the active modes settings are written into the Configuration register.


Although the INA231 can be read at any time, and the data from the last conversion remain available, the conversion ready flag bit (CVRF bit, Mask/Enable register) is provided to help coordinate single-shot or triggered conversions. The CVRF bit is set after all conversions, averaging, and multiplication operations are complete for a single cycle.

The CVRF bit clears under these conditions:

1. Writing to the Configuration register, except when configuring the MODE bits for power-down mode; or
2. Reading the Status register.

### **8.3.1.1 Power Calculation**

The current and power are calculated after shunt voltage and bus voltage measurements, as shown in 图 8-2. The current is calculated after a shunt voltage measurement based on the value set in the Calibration register. If there is no value loaded into the Calibration register, the current value stored is zero. Power is calculated following the bus voltage measurement based on the previous current calculation and bus voltage measurement. If there is no value loaded in the Calibration register, the power value stored is also zero. These calculations are performed in the background and do not add to the overall conversion time. These current and power values are considered intermediate results (unless the averaging is set to 1) and are stored in an internal accumulation register, not the corresponding output registers. Following every measured sample, the newly-calculated values for current and power are appended to this accumulation register until all of the samples have been measured and averaged based on the number of averages set in the Configuration register.



**图 8-2. Power Calculation Scheme**

In addition to the current and power accumulating after every sample, the shunt and bus voltage measurements are also collected. After all of the samples have been measured and the corresponding current and power calculations have been made, the accumulated average for each of these parameters is then loaded to the corresponding output registers where they can then be read.

### 8.3.1.2 ALERT Pin

The INA231 has a single Alert Limit register (07h) that allows the ALERT pin to be programmed to respond to a single user-defined event or to a conversion ready notification if desired. The Mask/Enable register allows for selection from one of the five available functions to monitor and set the conversion ready bit (CNVR, Mask/Enable register) to control the response of the ALERT pin. Based on the function being monitored, a value would then be entered into the Alert Limit register to set the corresponding threshold value that asserts the ALERT pin.

The ALERT pin allows for one of several available alert functions to be monitored to determine if a user-defined threshold has been exceeded. The five alert functions that can be monitored are:

- Shunt voltage overlimit (SOL)
- Shunt voltage underlimit (SUL)
- Bus voltage overlimit (BOL)
- Bus voltage underlimit (BUL)
- Power overlimit (POL)

The ALERT pin is an open-drain output. This pin is asserted when the alert function selected in the Mask/Enable register exceeds the value programmed into the Alert Limit register. Only one of these alert functions can be enabled and monitored at a time. If multiple alert functions are enabled, the selected function in the highest significant bit position takes priority and responds to the Alert Limit register value. For example, if the SOL and the SUL are both selected, the ALERT pin asserts when the Shunt Voltage Over Limit register exceeds the value in the Alert Limit register.

The conversion-ready state of the device can also be monitored at the ALERT pin to inform the user when the device has completed the previous conversion and is ready to begin a new conversion. The conversion ready flag (CVRF) bit can be monitored at the ALERT pin along with one of the alert functions. If an alert function and the CNVR bit are both enabled for monitoring at the ALERT pin, then after the ALERT pin is asserted, the CVRF bit (D3) and the AFF bit (D4) in the Mask/Enable register must be read following the alert to determine the source of the alert. If the conversion ready feature is not desired, and the CNVR bit is not set, the ALERT pin only responds to an exceeded alert limit based on the alert function enabled.

If the alert function is not used, the ALERT pin can be left floating without impacting the operation of the device.

Refer to 图 8-2 to see the relative timing of when the value in the Alert Limit register is compared to the corresponding converted value. For example, if the alert function that is enabled is Shunt Voltage Over Limit (SOL), following every shunt voltage conversion the value in the Alert Limit register is compared to the measured shunt voltage to determine if the measurements have exceeded the programmed limit. The AFF bit (D4, Mask/Enable register) asserts high any time the measured voltage exceeds the value programmed into the Alert Limit

register. In addition to the AFF bit being asserted, the ALERT pin is asserted based on the Alert Polarity bit (APOL, D1, Mask/Enable register). If the Alert Latch is enabled, the AFF bit and ALERT pin remain asserted until either the Configuration register is written to or the Mask/Enable register is read.

The bus voltage alert functions (BOL and BUL, Mask/Enable register) compare the measured bus voltage to the Alert Limit register following every bus voltage conversion and assert the AFF bit and ALERT pin if the limit threshold is exceeded.

The power overlimit alert function (POL, Mask/Enable register) is also compared to the calculated power value following every bus voltage measurement conversion and asserts the AFF bit and ALERT pin if the limit threshold is exceeded.

The alert function compares the programmed alert limit value to the result of each corresponding conversion. Therefore, an alert can be issued during a conversion cycle where the averaged value of the signal does not exceed the alert limit. Triggering an alert based on this intermediate conversion allows for out-of-range events to be detected faster than the averaged output data registers are updated. This fast detection can be used to create alert limits for quickly changing conditions through the use of the alert function, as well as to create limits to longer-duration conditions through software monitoring of the averaged output values.

## 8.4 Device Functional Modes

### 8.4.1 Averaging and Conversion Time Considerations

The INA231 has programmable conversion times for both the shunt voltage and bus voltage measurements. The conversion times for these measurements can be selected from as fast as 140  $\mu\text{s}$  to as long as 8.244 ms. The conversion time settings, along with the programmable averaging mode, allow the INA231 to be configured to optimize the available timing requirements in a given application. For example, if a system requires that data be read every 5 ms, the INA231 can be configured with the conversion times set to 588  $\mu\text{s}$  and the averaging mode set to 4. This configuration results in the data updating approximately every 4.7 ms. The INA231 can also be configured with a different conversion time setting for the shunt and bus voltage measurements. This type of approach is common in applications where the bus voltage tends to be relatively stable. This situation allows for the time spent measuring the bus voltage to be reduced relative to the shunt voltage measurement. The shunt voltage conversion time can be set to 4.156 ms with the bus voltage conversion time set to 588  $\mu\text{s}$ , and the averaging mode set to 1. This configuration also results in data updating approximately every 4.7 ms.

There are trade-offs associated with the conversion time settings and the averaging mode used. The averaging feature can significantly improve the measurement accuracy by effectively filtering the signal. This approach allows the INA231 to reduce noise in the measurement that may be caused by noise coupling into the signal. A greater number of averages enables the INA231 to be more effective in reducing the noise component of the measurement.

The conversion times selected can also have an impact on the measurement accuracy; this effect can be seen in [图 8-3](#). Multiple conversion times are shown to illustrate the impact of noise on the measurement. In order to achieve the highest accuracy measurement possible, use a combination of the longest allowable conversion times and highest number of averages, based on the timing requirements of the system.




图 8-3. Noise vs Conversion Time

## 8.5 Programming

An important aspect of the INA231 is that it does not necessarily measure current or power. The INA231 measures both the differential voltage applied between the IN+ and IN – input pins and the voltage applied to the BUS pin. In order for the INA231 to report both current and power values, both the Current register resolution and the value of the shunt resistor present in the application that resulted in the differential voltage being developed must be programmed. The Power register is internally set to be 25 times the programmed least significant bit of the Current register (Current\_LSB). Both the Current\_LSB and shunt resistor value are used when calculating the Calibration register value. The INA231 uses this value to calculate the corresponding current and power values based on the measured shunt and bus voltages.

The Calibration register is calculated based on [方程式 1](#). This equation includes the term Current\_LSB, the programmed value for the LSB for the Current register. This is the value used to convert the value in the Current register to the actual current in amps. The highest resolution for the Current register can be obtained by using the smallest allowable Current\_LSB based on the maximum expected current, as shown in [方程式 2](#). While this value yields the highest resolution, it is common to select a value for the Current\_LSB to the nearest round number above this value to simplify the conversion of the Current register and Power register to amps and watts, respectively. R<sub>SHUNT</sub> is the value of the external shunt used to develop the differential voltage across the input pins. The 0.00512 value in [方程式 1](#) is an internal fixed value used to make sure that scaling is properly maintained.

$$\text{CAL} = \frac{0.00512}{\text{Current\_LSB} \cdot R_{\text{SHUNT}}} \quad (1)$$

$$\text{Current\_LSB} = \frac{\text{Maximum Expected Current}}{2^{15}} \quad (2)$$

After the Calibration register has been programmed, the Current register and Power register are updated accordingly based on the corresponding shunt voltage and bus voltage measurements. Until the Calibration register is programmed, the Current and Power registers remain at zero.

### 8.5.1 Configure, Measure, and Calculate Example

In this example, shown in [图 9-3](#), a nominal 10-A load creates a differential voltage of 20 mV across a 2-mΩ shunt resistor. The bus voltage for the INA231 is measured at the external BUS input pin; in this example, BUS is connected to the IN – pin to measure the voltage level delivered to the load. For this example, the BUS pin measures less than 12 V because the voltage at the IN – pin is 11.98 V as a result of the voltage drop across the shunt resistor.

For this example, assuming a maximum expected current of 15 A, the Current\_LSB is calculated to be 457.7 μA/bit using [方程式 2](#). Using a value of 500 μA/bit or 1 mA/bit for the Current\_LSB significantly simplifies the conversion from the Current register and Power register to amps and watts, respectively. For this example, a value of 1 mA/bit was chosen for the Current register LSB. Using this value for the Current\_LSB trades a small amount of resolution for a simpler conversion process on the processor side. Using [方程式 1](#) in this example with a current LSB of 1 mA/bit and a shunt resistor of 2 mΩ results in a Calibration register value of 2560, or A00h.

The Current register (04h) is then calculated by multiplying the decimal value of the Shunt Voltage register contents by the decimal value of the Calibration register and then dividing by 2048, as shown in [方程式 3](#). For this example, the Shunt Voltage register value of 8000 is multiplied by the Calibration register value of 2560 and then divided by 2048 to yield a decimal value for the Current register of 10000, or 2710h. Multiplying this value by 1 mA/bit results in the original 10-A level stated in the example.

$$\text{Current} = \frac{\text{ShuntVoltage} \cdot \text{CalibrationRegister}}{2048} \quad (3)$$

The LSB for the Bus Voltage register (02h) is a fixed 1.25 mV/bit. This fixed value means that the 11.98 V present at the BUS pin results in a register value of 2570h, or a decimal equivalent of 9584. Note that the MSB of the Bus Voltage register is always zero because the BUS pin is only able to measure positive voltages.

The Power register (03h) is then calculated by multiplying the decimal value of the Current register, 10000, by the decimal value of the Bus Voltage register, 9584, and then dividing by 20,000, as defined in 方程式 4. For this example, the result for the Power register is 12B8h, or a decimal equivalent of 4792. Multiplying this result by the power LSB (25 times the  $[1 \times 10^{-3} \text{ Current\_LSB}]$ ) results in a power calculation of  $(4792 \times 25 \text{ mW/bit})$ , or 119.8 W. The Power register LSB has a fixed ratio to the Current register LSB of 25 W/bit to 1 A/bit. For this example, a programmed Current register LSB of 1 mA/bit results in a Power register LSB of 25 mW/bit. This ratio is internally programmed to make sure that the scaling of the power calculation is within an acceptable range. A manual calculation for the power being delivered to the load would use a bus voltage of 11.98 V ( $12V_{\text{CM}} - 20 \text{ mV shunt drop}$ ) multiplied by the load current of 10 A to give a result of 119.8 W.

$$\text{Power} = \frac{\text{Current} \cdot \text{BusVoltage}}{20,000} \quad (4)$$

表 8-1 shows the steps for configuring, measuring, and calculating the values for current and power for this device.

**表 8-1. Configure, Measure. and Calculate Example<sup>(1)</sup>**

| STEP # | REGISTER NAME | ADDRESS | CONTENTS | DEC   | LSB               | VALUE   |
|--------|---------------|---------|----------|-------|-------------------|---------|
| Step 1 | Configuration | 00h     | 4127h    | —     | —                 | —       |
| Step 2 | Shunt         | 01h     | 1F40h    | 8000  | 2.5 $\mu\text{V}$ | 20m V   |
| Step 3 | Bus           | 02h     | 2570h    | 9584  | 1.25 mV           | 11.98 V |
| Step 4 | Calibration   | 05h     | A00h     | 2560  | —                 | —       |
| Step 5 | Current       | 04h     | 2710h    | 10000 | 1 mA              | 10 A    |
| Step 6 | Power         | 03h     | 12B8h    | 4792  | 25 mW             | 119.8 W |

(1) Conditions: Load = 10 A,  $V_{\text{CM}} = 12 \text{ V}$ ,  $R_{\text{SHUNT}} = 2 \text{ m}\Omega$ , and  $V_{\text{BUS}} = 11.98 \text{ V}$ .

## 8.5.2 Programming the Power Measurement Engine

### 8.5.2.1 Calibration Register and Scaling

The Calibration register makes it possible to set the scaling of the Current and Power registers to the values that are most useful for a given application. One strategy may be to set the Calibration register so that the largest possible number is generated in the Current register or Power register at the expected full-scale point. This approach yields the highest resolution based on the previously-calculated minimum Current\_LSB in the equation for the Calibration register (方程式 1). The Calibration register can also be selected to provide values in the Current and Power registers that either provide direct decimal equivalents of the values being measured, or yield a round LSB value for each corresponding register. After these choices have been made, the Calibration register also offers possibilities for end-user, system-level calibration. By physically measuring the current with an external ammeter, the exact current is known. The value of the Calibration register can then be adjusted based on the measured current result of the INA231 to cancel the total system error, as shown in 方程式 5.

$$\text{Corrected\_Full\_Scale\_Cal} = \text{trunc} \left( \frac{\text{Cal} \times \text{MeasShuntCurrent}}{\text{INA231\_Current}} \right) \quad (5)$$

### 8.5.3 Simple Current Shunt Monitor Usage (No Programming Necessary)

The INA231 does not require programming to read a shunt voltage drop and the bus voltage when using the default power-on reset configuration and running continuous conversions of the shunt and bus voltage.

Without programming the INA231 Calibration register, the device is unable to provide either a valid current or power value because these outputs are both derived using the values loaded into the Calibration register.

### 8.5.4 Default INA231 Settings

The default power-up states of the registers are shown in the [Register Details](#) section of this data sheet. These registers are volatile, and if programmed to a value other than the default values shown in 表 8-3, they must be reprogrammed at every device power-up. Detailed information on programming the Calibration register is given in the [Configure/Measure/Calculate Example](#) section and calculated based on 方程式 1.

## 8.5.5 Writing to and Reading from the INA231

### 8.5.5.1 Bus Overview

The INA231 offers compatibility with both I<sup>2</sup>C and SMBus interfaces. The I<sup>2</sup>C and SMBus protocols are essentially compatible with one another.

The I<sup>2</sup>C interface is used throughout this data sheet as the primary example, with SMBus protocol specified only when a difference between the two systems is discussed. Two bidirectional lines, SCL and SDA, connect the INA231 to the bus. Both SCL and SDA are open-drain connections.

The device that initiates a data transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates start and stop conditions.

To address a specific device, the master initiates a start condition by pulling the data signal line (SDA) from a high to a low logic level while SCL is high. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an *Acknowledge* bit (ACK) and pulling SDA low.

Data transfer is then initiated and eight bits of data are sent, followed by an ACK. During data transfer, SDA must remain stable while SCL is high. Any change in SDA while SCL is high is interpreted as a start or stop condition.


After all data have been transferred, the master generates a stop condition indicated by pulling SDA from low to high while SCL is high. The INA231 includes a 28-ms timeout on its interface to prevent locking up the bus.

Accessing a specific register on the INA231 is accomplished by writing the appropriate value to the register pointer. Refer to 表 8-3 for a complete list of registers and corresponding addresses. The value for the register pointer (shown in 图 8-7) is the first byte transferred after the slave address byte with the R/  $\overline{W}$  bit low. Every write operation to the INA231 requires a value for the register pointer.

Writing to a register begins with the first byte transmitted by the master. This byte is the slave address, with the R/  $\overline{W}$  bit low. The INA231 then acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the register that data are written to. This register address value updates the register pointer to the desired register. The next two bytes are written to the register addressed by the register pointer. The INA231 acknowledges receipt of each data byte. The master may terminate data transfer by generating a start or stop condition.


When reading from the INA231, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a slave address byte with the R/  $\overline{W}$  bit low, followed by the register pointer byte. No additional data are required. The master then generates a start condition and sends the slave address byte with the R/  $\overline{W}$  bit high to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register pointer. This byte is followed by an ACK from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master may terminate data transfer by generating a *Not-Acknowledge* bit (No ACK) after receiving any data byte, or generating a start or stop condition. If repeated reads from the same register are desired, it is not necessary to continually send the register pointer bytes; the INA231 retains the register pointer value until it is changed by the next write operation.

图 8-4 and 图 8-5 show the write and read operation timing diagrams, respectively. Note that register bytes are sent most-significant byte first, followed by the least significant byte.



A. The value of the slave address byte is determined by the settings of the A0 and A1 pins. Refer to 表 8-2.


**图 8-4. Timing Diagram for Write Word Format**



- A. The value of the slave address byte is determined by the settings of the A0 and A1 pins. Refer to 表 8-2.
- B. Read data are from the last register pointer location. If a new register is desired, the register pointer must be updated. See 图 8-7.
- C. ACK by Master can also be sent.


**图 8-5. Timing Diagram for Read Word Format**

图 8-6 shows the timing diagram for the SMBus alert response operation. 图 8-7 illustrates a typical register pointer configuration.



A. The slave address byte value is determined by the settings of the A0 and A1 pins. Refer to 表 8-2.

**图 8-6. Timing Diagram for SMBus Alert**



A. The slave address byte value is determined by the settings of the A0 and A1 pins. Refer to 表 8-2.

**图 8-7. Typical Register Pointer Set**

#### 8.5.5.1.1 Serial Bus Address

In order to communicate with the INA231, the master must first address slave devices using a corresponding slave address byte. The slave address byte consists of seven address bits and a direction bit that indicates whether the action is to be a read or write operation.

The INA231 has two address pins: A0 and A1. 表 8-2 describes the pin logic levels for each of the 16 possible addresses. The state of pins A0 and A1 is sampled on every bus communication. Set these pins before any activity on the interface occurs.

**表 8-2. Address Pins and  
Slave Addresses**

| A1             | A0             | SLAVE ADDRESS |
|----------------|----------------|---------------|
| GND            | GND            | 1000000       |
| GND            | V <sub>S</sub> | 1000001       |
| GND            | SDA            | 1000010       |
| GND            | SCL            | 1000011       |
| V <sub>S</sub> | GND            | 1000100       |
| V <sub>S</sub> | V <sub>S</sub> | 1000101       |
| V <sub>S</sub> | SDA            | 1000110       |
| V <sub>S</sub> | SCL            | 1000111       |
| SDA            | GND            | 1001000       |
| SDA            | V <sub>S</sub> | 1001001       |
| SDA            | SDA            | 1001010       |
| SDA            | SCL            | 1001011       |
| SCL            | GND            | 1001100       |
| SCL            | V <sub>S</sub> | 1001101       |
| SCL            | SDA            | 1001110       |
| SCL            | SCL            | 1001111       |

#### 8.5.5.1.2 Serial Interface

The INA231 operates only as a slave device on both the I<sup>2</sup>C bus and the SMBus. Connections to the bus are made through the open-drain I/O lines, SDA and SCL. The SDA and SCL pins feature integrated spike-suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. Although there is spike suppression integrated into the digital I/O lines, use proper layout to minimize the amount of coupling into the communication lines. This noise introduction could occur from capacitively coupling signal edges between the two communication lines themselves or from other switching noise sources present in the system. Routing traces in parallel with ground in between layers on a printed circuit board (PCB) typically reduces the effects of coupling between the communication lines. Shielding communication lines in general is recommended to reduce to possibility of unintended noise coupling into the digital I/O lines that could be incorrectly interpreted as start or stop commands.

The INA231 supports the transmission protocol for Fast (1 kHz to 400 kHz) and High-speed (1 kHz to 2.5 MHz) modes. All data bytes are transmitted most significant byte first.

#### 8.5.5.2 High-Speed I<sup>2</sup>C Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up devices. The master generates a start condition followed by a valid serial byte containing High-Speed (HS) master code 00001XXX. This transmission is made in fast (400 kHz) or standard (100 kHz) (F/S) mode at no more than 400 kHz. The INA231 does not acknowledge the HS master code, but does recognize it and switches its internal filters to support 2.5-MHz operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode except that transmission speeds up to 2.5 MHz are allowed. Instead of using a stop condition, use repeated start conditions to secure the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the INA231 to support the F/S mode. A bus timing diagram is shown in [Figure 7-1](#).

#### 8.5.6 SMBus Alert Response

The INA231 is designed to respond to the SMBus alert response address. The SMBus alert response provides a quick fault identification for simple slave devices. When an alert occurs, the master can broadcast the alert response slave address (0001 100) with the Read/Write bit set high. Following this alert response, any slave devices that generated an alert identify themselves by acknowledging the alert response and sending their respective address on the bus.

The alert response can activate several different slave devices simultaneously, similar to the I<sup>2</sup>C general call. If more than one slave attempts to respond, bus arbitration rules apply. The losing device does not generate an acknowledge and continues to hold the ALERT line low until the interrupt is cleared.

## 8.6 Register Maps

The INA231 uses a bank of registers for holding configuration settings, measurement results, minimum/maximum limits, and status information. 表 8-3 summarizes the INA231 registers; refer to 图 8-1 for an illustration of the registers.

All 16-bit INA231 registers are two 8-bit bytes through the I<sup>2</sup>C interface.

**表 8-3. Summary of Register Set**

| POINTER ADDRESS | REGISTER NAME          | FUNCTION                                                                                                                                                 | POWER-ON RESET    |      | TYPE <sup>(1)</sup> |
|-----------------|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|------|---------------------|
|                 |                        |                                                                                                                                                          | BINARY            | HEX  |                     |
| 00              | Configuration          | This register resets all registers and controls shunt voltage and bus voltage, ADC conversion times and averaging, as well as the device operating mode. | 01000001 00100111 | 4127 | R/ $\bar{W}$        |
| 01              | Shunt Voltage          | Shunt voltage measurement data                                                                                                                           | 00000000 00000000 | 0000 | R                   |
| 02              | Bus Voltage            | Bus voltage measurement data                                                                                                                             | 00000000 00000000 | 0000 | R                   |
| 03              | Power <sup>(2)</sup>   | This register contains the value of the calculated power being delivered to the load.                                                                    | 00000000 00000000 | 0000 | R                   |
| 04              | Current <sup>(2)</sup> | This register contains the value of the calculated current flowing through the shunt resistor.                                                           | 00000000 00000000 | 0000 | R                   |
| 05              | Calibration            | This register sets the full-scale range and LSB of the current and power measurements. This register sets the overall system calibration.                | 00000000 00000000 | 0000 | R/ $\bar{W}$        |
| 06              | Mask/Enable            | This register sets the alert configuration and conversion ready flag.                                                                                    | 00000000 00000000 | 0000 | R/ $\bar{W}$        |
| 07              | Alert Limit            | This register contains the limit value to compare to the selected alert function.                                                                        | 00000000 00000000 | 0000 | R/ $\bar{W}$        |

(1) Type: R = read-only, R/  $\bar{W}$  = read/write.

(2) The Current register defaults to '0' because the Calibration register defaults to '0', yielding a zero current and power value until the Calibration register is programmed.

## 8.6.1 Configuration Register (00h, Read/Write)

**表 8-4. Configuration Register (00h, Read/Write) Descriptions**

| BIT #     | D15 | D14 | D13 | D12 | D11  | D10  | D9   | D8                   | D7                   | D6                   | D5                  | D4                  | D3                  | D2    | D1    | D0    |
|-----------|-----|-----|-----|-----|------|------|------|----------------------|----------------------|----------------------|---------------------|---------------------|---------------------|-------|-------|-------|
| BIT NAME  | RST | —   | —   | —   | AVG2 | AVG1 | AVG0 | V <sub>BUS</sub> CT2 | V <sub>BUS</sub> CT1 | V <sub>BUS</sub> CT0 | V <sub>SH</sub> CT2 | V <sub>SH</sub> CT1 | V <sub>SH</sub> CT0 | MODE3 | MODE2 | MODE1 |
| POR VALUE | 0   | 1   | 0   | 0   | 0    | 0    | 0    | 1                    | 0                    | 0                    | 1                   | 0                   | 0                   | 1     | 1     | 1     |

The Configuration register settings control the operating modes for the INA231. This register controls the conversion time settings for both the shunt and bus voltage measurements, as well as the averaging mode used. The operating mode that controls which signals are selected to be measured is also programmed in the Configuration register.

The Configuration register can be read from at any time without impacting or affecting the device settings or a conversion in progress. Writing to the Configuration register halts any conversion in progress until the write sequence is complete, resulting in the start of a new conversion based on the new contents of the Configuration register. This feature prevents any uncertainty in the conditions used for the next completed conversion.

**RST: Reset Bit**

Bit 15                      Setting this bit to 1 generates a system reset that is the same as a power-on reset; all registers are reset to default values. This bit self-clears.

**AVG: Averaging Mode**

Bits 9 – 11                These bits set the number of samples that are collected and averaged together. 表 8-5 summarizes the AVG bit settings and related number of averages for each bit.

### 8.6.1.1 AVG Bit Settings [11:9]

**表 8-5. AVG Bit Settings [11:9]<sup>(1)</sup> Description**

| AVG2<br>(D11) | AVG1<br>(D10) | AVG0<br>(D9) | NUMBER OF<br>AVERAGES |
|---------------|---------------|--------------|-----------------------|
| 0             | 0             | 0            | 1                     |
| 0             | 0             | 1            | 4                     |
| 0             | 1             | 0            | 16                    |
| 0             | 1             | 1            | 64                    |
| 1             | 0             | 0            | 128                   |
| 1             | 0             | 1            | 256                   |
| 1             | 1             | 0            | 512                   |
| 1             | 1             | 1            | 1024                  |

(1) Shaded values are default.

**V<sub>BUS</sub> CT: Bus Voltage Conversion Time**

Bits 6 – 8                These bits set the conversion time for the bus voltage measurement. 表 8-6 shows the V<sub>BUS</sub> CT bit options and related conversion times for each bit.

### 8.6.1.2 $V_{BUS}$ CT Bit Settings [8:6]

表 8-6.  $V_{BUS}$  CT Bit Settings [8:6]<sup>(1)</sup> Description

| $V_{BUS}$ CT2 (D8) | $V_{BUS}$ CT1 (D7) | $V_{BUS}$ CT0 (D6) | CONVERSION TIME |
|--------------------|--------------------|--------------------|-----------------|
| 0                  | 0                  | 0                  | 140 $\mu$ s     |
| 0                  | 0                  | 1                  | 204 $\mu$ s     |
| 0                  | 1                  | 0                  | 332 $\mu$ s     |
| 0                  | 1                  | 1                  | 588 $\mu$ s     |
| 1                  | 0                  | 0                  | 1.1 ms          |
| 1                  | 0                  | 1                  | 2.116 ms        |
| 1                  | 1                  | 0                  | 4.156 ms        |
| 1                  | 1                  | 1                  | 8.244 ms        |

(1) Shaded values are default.

#### $V_{SH}$ CT:

#### Shunt Voltage Conversion Time

Bits 3 – 5

These bits set the conversion time for the shunt voltage measurement. 表 8-7 shows the  $V_{SH}$  CT bit options and related conversion times for each bit.

### 8.6.1.3 $V_{SH}$ CT Bit Settings [5:3]

表 8-7. Register Description  $V_{SH}$  CT Bit Settings [5:3]<sup>(1)</sup>

| $V_{SH}$ CT2 (D5) | $V_{SH}$ CT1 (D4) | $V_{SH}$ CT0 (D3) | CONVERSION TIME |
|-------------------|-------------------|-------------------|-----------------|
| 0                 | 0                 | 0                 | 140 $\mu$ s     |
| 0                 | 0                 | 1                 | 204 $\mu$ s     |
| 0                 | 1                 | 0                 | 332 $\mu$ s     |
| 0                 | 1                 | 1                 | 588 $\mu$ s     |
| 1                 | 0                 | 0                 | 1.1 ms          |
| 1                 | 0                 | 1                 | 2.116 ms        |
| 1                 | 1                 | 0                 | 4.156 ms        |
| 1                 | 1                 | 1                 | 8.244 ms        |

(1) Shaded values are default.

#### MODE:

#### Operating Mode

Bits 0 – 2

These bits select continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus measurement mode. The mode settings are shown in 表 8-8.

### 8.6.1.4 Mode Settings [2:0]

表 8-8. Mode Settings [2:0]<sup>(1)</sup>

| MODE3 (D2) | MODE2 (D1) | MODE1 (D0) | MODE                                        |
|------------|------------|------------|---------------------------------------------|
| 0          | 0          | 0          | Power-down (INA231B default)                |
| 0          | 0          | 1          | Shunt voltage, triggered                    |
| 0          | 1          | 0          | Bus voltage, triggered                      |
| 0          | 1          | 1          | Shunt and bus, triggered                    |
| 1          | 0          | 0          | Power-down                                  |
| 1          | 0          | 1          | Shunt voltage, continuous                   |
| 1          | 1          | 0          | Bus voltage, continuous                     |
| 1          | 1          | 1          | Shunt and bus, continuous (INA231A default) |

(1) Shaded values are default.

### 8.6.2 Shunt Voltage Register (01h, Read-Only)

The Shunt Voltage register stores the current shunt voltage reading,  $V_{SHUNT}$ . Negative numbers are represented in two's complement format. Generate the two's complement of a negative number by complementing the absolute value binary number and adding 1. Extend the sign, denoting a negative number by setting the MSB = 1.

**Example:** For a value of  $V_{SHUNT} = -80$  mV:

1. Take the absolute value: 80mV
2. Translate this number to a whole decimal number ( $80 \text{ mV} \div 2.5 \mu\text{V} = 32000$ )
3. Convert this number to binary = 111 1101 0000 0000
4. Complement the binary result = 000 0010 1111 1111
5. Add '1' to the complement to create the two's complement result = 000 0011 0000 0000
6. Extend the sign and create the 16-bit word: 1000 0011 0000 0000 = 8300h

This register displays the averaged value if averaging is enabled. Full-scale range = 81.9175 mV (decimal = 7FFF); LSB:  $2.5 \mu\text{V}$ .

**表 8-9. Shunt Voltage Register (01h, Read-Only) Description**

| BIT #     | D15  | D14  | D13  | D12  | D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
|-----------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| BIT NAME  | SIGN | SD14 | SD13 | SD12 | SD11 | SD10 | SD9 | SD8 | SD7 | SD6 | SD5 | SD4 | SD3 | SD2 | SD1 | SD0 |
| POR VALUE | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

### 8.6.3 Bus Voltage Register (02h, Read-Only)

The Bus Voltage register stores the most recent bus voltage reading,  $V_{BUS}$ .

This register displays the averaged value if averaging is enabled. Full-scale range = 40.95875 V (decimal = 7FFF); LSB = 1.25 mV. Do not apply more than 28 V on the BUS pin.

**表 8-10. Bus Voltage Register (02h, Read-Only)<sup>(1)</sup> Description**

| BIT #     | D15 | D14  | D13  | D12  | D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
|-----------|-----|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| BIT NAME  | —   | BD14 | BD13 | BD12 | BD11 | BD10 | BD9 | BD8 | BD7 | BD6 | BD5 | BD4 | BD3 | BD2 | BD1 | BD0 |
| POR VALUE | 0   | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

(1) D15 is always zero because bus voltage can only be positive.

### 8.6.4 Power Register (03h, Read-Only)

This register displays the averaged value if averaging is enabled.

**表 8-11. Power Register (03h, Read-Only) Description**

| BIT #     | D15  | D14  | D13  | D12  | D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
|-----------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| BIT NAME  | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| POR VALUE | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

The Power register LSB is internally programmed to equal 25 times the programmed value of the Current\_LSB.

The Power register records power in watts by multiplying the decimal values of the current register with the decimal value of the bus voltage register according to [方程式 4](#).

### 8.6.5 Current Register (04h, Read-Only)

If averaging is enabled, this register displays the averaged value.

表 8-12. Current Register (04h, Read-Only) Description

| BIT #     | D15   | D14  | D13  | D12  | D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
|-----------|-------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| BIT NAME  | CSIGN | CD14 | CD13 | CD12 | CD11 | CD10 | CD9 | CD8 | CD7 | CD6 | CD5 | CD4 | CD3 | CD2 | CD1 | CD0 |
| POR VALUE | 0     | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

The value of the Current register is calculated by multiplying the decimal value in the Shunt Voltage register with the decimal value of the Calibration register, according to [方程式 3](#).

### 8.6.6 Calibration Register (05h, Read/Write)

This register provides the INA231 with the shunt resistor value that was present to create the measured differential voltage. This register also sets the resolution of the Current register. The Current register LSB and Power register LSB are set through the programming of this register. This register is also used for overall system calibration. See the [Configure, Measure, and Calculate Example](#) for more information on programming this register.

表 8-13. Calibration Register (05h, Read/Write) Description

| BIT #     | D15 | D14  | D13  | D12  | D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
|-----------|-----|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| BIT NAME  | —   | FS14 | FS13 | FS12 | FS11 | FS10 | FS9 | FS8 | FS7 | FS6 | FS5 | FS4 | FS3 | FS2 | FS1 | FS0 |
| POR VALUE | 0   | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

### 8.6.7 Mask/Enable Register (06h, Read/Write)

The Mask/Enable register selects the function that controls the ALERT pin, as well as how that pin functions. If multiple functions are enabled, the highest significant bit position alert function (D15:D11) takes priority and responds to the Alert Limit register.

表 8-14. Mask/Enable Register (06h, Read/Write) Description

| BIT #     | D15 | D14 | D13 | D12 | D11 | D10  | D9 | D8 | D7 | D6 | D5 | D4  | D3   | D2  | D1   | D0  |
|-----------|-----|-----|-----|-----|-----|------|----|----|----|----|----|-----|------|-----|------|-----|
| BIT NAME  | SOL | SUL | BOL | BUL | POL | CNVR | —  | —  | —  | —  | —  | AFF | CVRF | OVF | APOL | LEN |
| POR VALUE | 0   | 0   | 0   | 0   | 0   | 0    | 0  | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0    | 0   |

**SOL:** Shunt Voltage Overvoltage<sup>1</sup>

Bit 15 Setting this bit high configures the ALERT pin to be asserted when the shunt voltage conversion exceeds the value in the Alert Limit register.

**SUL:** Shunt Voltage Undervoltage

Bit 14 Setting this bit high configures the ALERT pin to be asserted when the shunt voltage conversion drops below the value in the Alert Limit register.

**BOL:** Bus Voltage Overvoltage

Bit 13 Setting this bit high configures the ALERT pin to be asserted when the bus voltage conversion exceeds the value in the Alert Limit register.

**BUL:** Bus Voltage Undervoltage

Bit 12 Setting this bit high configures the ALERT pin to be asserted when the bus voltage conversion drops below the value in the Alert Limit register.

**POL:** Power Overlimit

Bit 11 Setting this bit high configures the ALERT pin to be asserted when the power calculation exceeds the value in the Alert Limit register.

|              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>CNVR:</b> | <b>Conversion Ready</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Bit 10       | Setting this bit high configures the ALERT pin to be asserted when the Conversion Ready Flag bit (CVRF, bit 3) is asserted, indicating that the device is ready for the next conversion.                                                                                                                                                                                                                                                                                                                                                                                                                                |
| <b>AFF:</b>  | <b>Alert Function Flag</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Bit 4        | <p>Although only one alert function at a time can be monitored at the ALERT pin, the Conversion Ready bit (CNVR, bit 10) can also be enabled to assert the ALERT pin. Reading the Alert Function Flag bit after an alert can help determine if the alert function was the source of the alert.</p> <p>When the Alert Latch Enable bit is set to Latch mode, the Alert Function Flag bit clears only when the Mask/Enable register is read. When the Alert Latch Enable bit is set to Transparent mode, the Alert Function Flag bit is cleared after the next conversion that does not result in an alert condition.</p> |
| <b>CVRF:</b> | <b>Conversion Ready Flag</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Bit 3        | <p>Although the INA231 can be read at any time, and the data from the last conversion are available, this bit is provided to help coordinate single-shot or triggered conversions. This bit is set after all conversions, averaging, and multiplications are complete. This bit clears under the following conditions in single-shot mode:</p> <ol style="list-style-type: none"> <li>1) Writing to the Configuration register (except for power-down or disable selections)</li> <li>2) Reading the Mask/Enable register</li> </ol>                                                                                    |
| <b>OVF:</b>  | <b>Math Overflow Flag</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Bit 2        | This bit is set to 1 if an arithmetic operation results in an overflow error; it indicates that current and power data may be invalid.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| <b>APOL:</b> | <b>Alert Polarity</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Bit 1        | <p>Configures the latching feature of the ALERT pin and the flag bits.</p> <p>1 = Inverted (active-high open collector)</p> <p>0 = Normal (active-low open collector) (default)</p>                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| <b>LEN:</b>  | <b>Alert Latch Enable</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Bit 0        | <p>Configures the latching feature of the ALERT pin and flag bits.</p> <p>1 = Latch enabled</p> <p>0 = Transparent (default)</p> <p>When the Alert Latch Enable bit is set to Transparent mode, the ALERT pin and flag bits reset to their idle states when the fault has been cleared. When the Alert Latch Enable bit is set to Latch mode, the ALERT pin and flag bits remain active following a fault until the Mask/Enable register has been read.</p>                                                                                                                                                             |

### 8.6.8 Alert Limit Register (07h, Read/Write)

The Alert Limit register contains the value used to compare to the register selected in the Mask/Enable register to determine if a limit has been exceeded.

**表 8-15. Alert Limit Register (07h, Read/Write) Description**

| BIT #            | D15   | D14   | D13   | D12   | D11   | D10   | D9   | D8   | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   |
|------------------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| <b>BIT NAME</b>  | AUL15 | AUL14 | AUL13 | AUL12 | AUL11 | AUL10 | AUL9 | AUL8 | AUL7 | AUL6 | AUL5 | AUL4 | AUL3 | AUL2 | AUL1 | AUL0 |
| <b>POR VALUE</b> | 0     | 0     | 0     | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## 9 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

The INA231 is a digital current shunt monitor with an I<sup>2</sup>C- and SMBus-compatible interface. This device provides digital current, voltage, and power readings necessary for accurate decision-making in precisely-controlled systems. Programmable registers allow flexible configuration for measurement resolution, as well as continuous-versus-triggered operation. Detailed register information appears towards the end of this data sheet, beginning with 表 8-3. See 图 8-1 for a block diagram of the INA231.

图 9-1 shows a typical application circuit for the INA231. For power-supply bypassing, place a 0.1- $\mu$ F ceramic capacitor as close as possible to the supply and ground pins.





图 9-1. High- or Low-Side Sensing

#### 9.1.1 Filtering and Input Considerations

Measuring current is often a noisy task, and such noise can be difficult to define. The INA231 offers several options for filtering by allowing the conversion times and number of averages to be independently selected in the Configuration register. The conversion times can be independently set for the shunt voltage and bus voltage measurements to allow added flexibility in configuring the monitoring of the power-supply bus.

The internal ADC is based on a delta-sigma ( $\Delta \Sigma$ ) front-end with a 500-kHz ( $\pm 30\%$ ) typical sampling rate. This architecture has good inherent noise rejection; however, transients that occur at or very close to the sampling rate harmonics can cause problems. These signals are at 1 MHz and higher; therefore, manage them by incorporating filtering at the input of the INA231. The high frequency enables the use of low-value series resistors on the filter with negligible effects on measurement accuracy. In general, filtering the INA231 input is only necessary if there are transients at exact harmonics of the 500-kHz ( $\pm 30\%$ ) sampling rate (greater than 1 MHz). Filter using the lowest possible series resistance (typically 10  $\Omega$  or less) and a ceramic capacitor. Recommended values for this capacitor are 0.1  $\mu$ F to 1.0  $\mu$ F. 图 9-2 shows the INA231 with an additional filter added at the input.



**图 9-2. INA231 With Input Filtering**

Overload conditions are another consideration for the INA231 inputs. The INA231 inputs are specified to tolerate 30 V across the inputs. A large differential scenario might be a short to ground on the load side of the shunt. This type of event can result in full power-supply voltage across the shunt (as long as the power supply or energy storage capacitors support it). Keep in mind that removing a short to ground can result in inductive kickbacks that could exceed the 30-V differential and common-mode rating of the INA231. Inductive kickback voltages are best controlled by zener-type transient-absorbing devices (commonly called *transzorbs*) combined with sufficient energy storage capacitance.

In applications that do not have large energy-storage electrolytics on one or both sides of the shunt, an input overstress condition may result from an excessive  $dV/dt$  of the voltage applied to the input. A hard physical short is the most likely cause of this event, particularly in applications with no large electrolytics present. This problem occurs because an excessive  $dV/dt$  can activate the ESD protection in the INA231 in systems where large currents are available. Testing has demonstrated that the addition of 10- $\Omega$  resistors in series with each input of the INA231 sufficiently protect the inputs against this  $dV/dt$  failure up to the 30-V rating of the INA231. Selecting these resistors in the range noted has minimal effect on accuracy.

## 9.2 Typical Applications




图 9-3. Monitoring a 10-A Load

### 9.2.1 Design Requirements



The INA231 measures the voltage developed across a current-sensing resistor ( $R_{SHUNT}$ ) when current passes through the resistor. The device also measures the bus supply voltage, and calculates power when calibrated. The INA231 comes with alert capability, where the alert pin can be programmed to respond to a user-defined event, or to a conversion-ready notification. This design illustrates the ability of the alert pin to respond to a set threshold. In this case, a 10 A are pulled through a 2-m $\Omega$  shunt resistor, generating a 20-mV shunt voltage drop that is measured by the INA231. The bus supply is 12 V, and the BUS pin is tied to the IN - pin, so that the power loss through the shunt resistor, however small, is not added to the power calculation performed by the INA231. This configuration provides an accurate measurement the power dissipated by the load.

### 9.2.2 Detailed Design Procedure

The ALERT pin can be configured to respond to one of the five alert functions described in the [ALERT Pin](#) section. The ALERT pin must to be pulled up to the vs pin voltage using a pull-up resistor. The Configuration register is set based on the required conversion time and averaging. The Mask/Enable register is set to identify the required alert function and the Alert Limit register is set to the limit value used for comparison.

### 9.2.3 Application Curves

图 9-4 shows the ALERT pin response to a shunt overvoltage of 50 mV for a conversion time ( $t_{CT}$ ) of 140  $\mu$ s. and averaging set to 1. 图 9-5 shows the response for the same limit, but with the conversion time reduced to 1.1 ms.



## 9.3 Power Supply Recommendations

The INA231 input circuitry accurately measures signals on common-mode voltages beyond the device power-supply voltage,  $V_S$ . For example, the voltage applied to the power-supply pin ( $V_S$ ) can be 5 V; however, the load power-supply voltage being monitored (the common-mode voltage) can be as high as 28 V. The device can also withstand the full 0-V to 28-V range at the input terminals, regardless of whether the device has power applied or not.

Place the required power-supply bypass capacitors as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1  $\mu$ F. For more accurate results for applications with noisy or high-impedance power supplies, use additional decoupling capacitors to reject power-supply noise.

## 9.4 Layout

### 9.4.1 Layout Guidelines

Connect the input pins ( $IN+$  and  $IN-$ ) to the sensing resistor using a Kelvin or 4-wire connection. These connection techniques make sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current-sensing resistor, any additional high-current-carrying impedance causes significant measurement errors. Place the power-supply bypass capacitor as close as possible to the supply and ground pins. Make sure the NC pins (B2 and C2) are not connected to anything.

## 9.4.2 Layout Example




图 9-6. Layout Example

## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

For related documentation see the following:

[INA231EVM Evaluation Board and Software Tutorial](#)

### 10.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 10.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




**YFD0012**

## PACKAGE OUTLINE

### DSBGA - 0.4 mm max height

## DIE SIZE BALL GRID ARRAY



4223364/A 10/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

## EXAMPLE BOARD LAYOUT


**YFD0012**

**DSBGA - 0.4 mm max height**

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4223364/A 10/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

## EXAMPLE STENCIL DESIGN

### YFD0012

### DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY




SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X

4223364/A 10/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




**YFF0012**

## PACKAGE OUTLINE

**DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY




4222191/A 07/2015

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

**EXAMPLE BOARD LAYOUT****YFF0012****DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



**LAND PATTERN EXAMPLE**  
SCALE:30X



4222191/A 07/2015

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

## EXAMPLE STENCIL DESIGN

**YFF0012**

**DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



**SOLDER PASTE EXAMPLE**  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4222191/A 07/2015

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| INA231AIYFDR     | ACTIVE        | DSBGA        | YFD                | 12   | 3000           | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 125   | I231YFD                 | <a href="#">Samples</a> |
| INA231AIYFDT     | NRND          | DSBGA        | YFD                | 12   | 250            | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 125   | I231YFD                 |                         |
| INA231AIYFFR     | ACTIVE        | DSBGA        | YFF                | 12   | 3000           | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 125   | INA231                  | <a href="#">Samples</a> |
| INA231AIYFFT     | ACTIVE        | DSBGA        | YFF                | 12   | 250            | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 125   | INA231                  | <a href="#">Samples</a> |
| INA231BIYFDR     | ACTIVE        | DSBGA        | YFD                | 12   | 3000           | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 125   | 231BYFD                 | <a href="#">Samples</a> |
| INA231BIYFDT     | ACTIVE        | DSBGA        | YFD                | 12   | 250            | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 125   | 231BYFD                 | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| INA231AIYFDR | DSBGA        | YFD             | 12   | 3000 | 180.0              | 8.4                | 1.49    | 1.76    | 0.5     | 4.0     | 8.0    | Q1            |
| INA231AIYFDT | DSBGA        | YFD             | 12   | 250  | 180.0              | 8.4                | 1.49    | 1.76    | 0.5     | 4.0     | 8.0    | Q1            |
| INA231AIYFFR | DSBGA        | YFF             | 12   | 3000 | 180.0              | 8.4                | 1.48    | 1.78    | 0.69    | 4.0     | 8.0    | Q1            |
| INA231AIYFFT | DSBGA        | YFF             | 12   | 250  | 180.0              | 8.4                | 1.48    | 1.78    | 0.69    | 4.0     | 8.0    | Q1            |
| INA231BIYFDR | DSBGA        | YFD             | 12   | 3000 | 180.0              | 8.4                | 1.49    | 1.76    | 0.5     | 4.0     | 8.0    | Q1            |
| INA231BIYFDT | DSBGA        | YFD             | 12   | 250  | 180.0              | 8.4                | 1.49    | 1.76    | 0.5     | 4.0     | 8.0    | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| INA231AIYFDR | DSBGA        | YFD             | 12   | 3000 | 182.0       | 182.0      | 20.0        |
| INA231AIYFDT | DSBGA        | YFD             | 12   | 250  | 182.0       | 182.0      | 20.0        |
| INA231AIYFFR | DSBGA        | YFF             | 12   | 3000 | 182.0       | 182.0      | 20.0        |
| INA231AIYFFT | DSBGA        | YFF             | 12   | 250  | 182.0       | 182.0      | 20.0        |
| INA231BIYFDR | DSBGA        | YFD             | 12   | 3000 | 182.0       | 182.0      | 20.0        |
| INA231BIYFDT | DSBGA        | YFD             | 12   | 250  | 182.0       | 182.0      | 20.0        |

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024，德州仪器 (TI) 公司